M. Li, W. Jone, and Q. Zeng, An efficient wrapper scan chain configuration method for network-on-chip testing, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2006.

C. Liu, J. Shi, E. Cota, and V. Iyengar, Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking, IEEE VLSI Test Symposium, pp.349-354, 2005.

C. Liu, Z. Link, and Z. D. Pradhan, Reuse-based test access and integrated test scheduling for network-on-chip, Design, Automation and Test in Europe, pp.303-308, 2006.

E. Cota, L. Carro, and M. Lubaszewski, Reusing an on-chip network for the test of core-based systems, ACM Transactions on Design Automation of Electronic Systems, vol.9, issue.4, pp.471-499, 2004.
DOI : 10.1145/1027084.1027088

C. Liu, E. Cota, H. Sharif, and D. K. Pradhan, Test Scheduling for Network-on-Chip with BIST and Precedence Constraints

E. Cota and C. Liu, Constraint-Driven Test Scheduling for NoC-Based Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.11, pp.2465-2478, 2006.
DOI : 10.1109/TCAD.2006.881331

A. Jas, B. Pouya, and N. A. Touba, Virtual scan chains: a means for reducing scan length in cores, Proceedings 18th IEEE VLSI Test Symposium, pp.73-78, 2000.
DOI : 10.1109/VTEST.2000.843829

L. Wang, VirtualScan: a new compressed scan technology for test cost reduction, 2004 International Conferce on Test, pp.916-924, 2004.
DOI : 10.1109/TEST.2004.1387356

I. Bayraktaroglu and A. Orailoglu, Test volume and application time reduction through scan chain concealment, Proceedings of the 38th conference on Design automation , DAC '01, pp.151-155, 2001.
DOI : 10.1145/378239.378388

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

K. J. Balakrishman and N. A. Touba, Reconfigurable linear decompressor using symbolic Gaussian elimination, Europe, pp.1130-1135, 2005.

J. Rajski, Embedded deterministic test for low cost manufacturing test, Proceedings. International Test Conference, pp.916-922, 2002.
DOI : 10.1109/TEST.2002.1041773

L. Li, K. Chakrabarty, A. Würtenberger, C. S. Tautermann, S. Hellebrand14 et al., Data compression for multiple scan chains using dictionaries with corrections Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains On reducing test data volume and test application time for multiple scan chain designs CircularScan: a scan architecture for test cost reduction X-compact: an efficient response compaction technique for test cost reduction, 15] N. Sitchinava et al. Changing the scan enable during shift. IEEE VLSI Test Symposium Design, Automation and Test in Europe, pp.470-490, 2002.

J. Rajski, Finite memory test response compactors for embedded test applications Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism, IEEE Trans. on CAD IEEE European Test Symposium IET Comput. Digit. Tech, vol.244, issue.1, pp.622-634213, 2005.

A. M. Amory-;-f, . Ferlini-;-m, . Lubaszewski-;-f, . J. Moraes-]-e, V. Marinissen et al., DfT for the Reuse of Networks-on-Chip as Test Access Mechanism A set of benchmarks for modular testing of SOCs, IEEE VLSI Test Symposium IEEE Int. Test Conference, vol.23, pp.435-440519, 2002.