On the Detection of SSN-Induced Logic Errors Through On-Chip Monitoring - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2008

On the Detection of SSN-Induced Logic Errors Through On-Chip Monitoring

Abstract

Simultaneous switching noise (SSN) is an important issue for the design and test and actual ICs. In particular, SSN that originates from the internal logic circuitry becomes a serious problem as the speed and density of the internal circuit increase. In this paper, an on-chip monitor is proposed to detect potential logic errors in digital circuits due to the presence of SSN. This monitor checks the variations of power/ground lines at the interface between noncoherent logic blocks in order to warn that a logic error is likely to occur. This information can then be used for any scheme that takes corrective actions.
Fichier principal
Vignette du fichier
azais-SSN.pdf (1.03 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

lirmm-00294767 , version 1 (10-07-2008)

Identifiers

Cite

Florence Azaïs, Laurent Larguier, Yves Bertrand, Michel Renovell. On the Detection of SSN-Induced Logic Errors Through On-Chip Monitoring. IOLTS: International On-Line Testing Symposium, Jul 2008, Rhodes, Greece. pp.233-238, ⟨10.1109/IOLTS.2008.19⟩. ⟨lirmm-00294767⟩
306 View
520 Download

Altmetric

Share

Gmail Facebook X LinkedIn More