P. Heydari and M. Pedram, Analysis and optimization of ground bounce in digital CMOS circuits, Proceedings 2000 International Conference on Computer Design, 2000.
DOI : 10.1109/ICCD.2000.878277

H. Cha and O. Kwon, An Analytical Model of Simultaneous Switching Noise in CMOS Systems, IEEE Trans. on Advanced Packaging, vol.23, issue.1, pp.62-68, 2000.

P. Heydari and M. Pedram, Ground bounce in digital VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.11, issue.2, pp.180-193, 2003.
DOI : 10.1109/TVLSI.2003.810785

R. Senthinathan and J. L. Prince, Simultaneous switching ground noise calculation for packaged CMOS devices, IEEE Journal of Solid-State Circuits, vol.26, issue.11, pp.1724-1728, 1991.
DOI : 10.1109/4.98995

M. Pons, Ground Bounce Modelling for Digital Gigascale Integrated Circuits, Proc. IEEE Int'l Conf. on Design & Test of Integrated System, pp.305-309, 2006.

L. Yang and J. S. Yuan, Analyzing Internal-Switching Induced Simultaneous Switching Noise, Proc. Int'l. Symp. on Quality Electronic Design, pp.410-415, 2003.

S. Bobba, Simultaneous switching noise in CMOS VLSI circuits, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286), 1999.
DOI : 10.1109/SSMSD.1999.768583

S. Kim, Understanding and minimizing ground bounce during mode transition of power gating structures, Proceedings of the 2003 international symposium on Low power electronics and design , ISLPED '03, pp.22-25, 2003.
DOI : 10.1145/871506.871515

M. Badaroglu, Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate, IEEE Journal of Solid-State Circuits, vol.39, issue.7, pp.1119-1130, 2004.
DOI : 10.1109/JSSC.2004.829393

M. Badaroglu, Digital ground bounce reduction by phase modulation of the clock, Proceedings. Design, Automation and Test in Europe Conference and Exhibition, pp.88-93, 2004.
DOI : 10.1109/DATE.2004.1268832

Y. Chang, Analysis of Ground Bounce in Deep Sub- Micron Circuits, Proc. IEEE VLSI Test Symp, pp.110-116, 1997.

Y. Chang, Test Generation for Maximizing Ground Bounce Considering Circuit Delay, Proc. IEEE Int'l Test Conf, pp.95-104, 1999.

Y. Chang, Test Generation for Ground Bounce in Internal Logic Circuitry, Proc. IEEE VLSI Test Symp, 1999.

Y. Chang, Test Generation for Maximizing Ground Bounce for Internal Circuitry with Reconvergent Fan-outs, Proc. IEEE VLSI Test Symp, pp.358-364, 2001.

A. Krstic, Delay testing considering power supply noise effects, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), pp.181-190, 1999.
DOI : 10.1109/TEST.1999.805629

J. R. Vazquez, Power supply noise monitor for signal integrity faults, Proceedings Design, Automation and Test in Europe Conference and Exhibition, p.1406, 2004.
DOI : 10.1109/DATE.2004.1269109