Test de circuits et de systèmes intégrés, HERMES Lavoisier série EGEM, 2004. ,
Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard, Proc. International Test Conference, pp.339-344, 2004. ,
Secure scan, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.2287-2293, 2006. ,
DOI : 10.1145/1065579.1065617
On-line error detection and BIST for the AES encryption algorithm with different S-box implementations, 11th IEEE International On-Line Testing Symposium, pp.141-146, 2005. ,
DOI : 10.1109/IOLTS.2005.51
A Dependable Parallel Architecture for SBoxes, Reconfigurable Communication-Centric SoCs ReCoSoc'07, 2007. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00163414
Error Analysis and Detection Procedures for a Hardware Implementation of the AES, IEEE Trans. Computers, 2003. ,
AES-Based BIST: Self-Test, Test Pattern Generation and Signature Analysis, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), 2008. ,
DOI : 10.1109/DELTA.2008.86
URL : https://hal.archives-ouvertes.fr/lirmm-00258769
On random pattern testability of cryptographic VLSI cores, European Test Workshop 1999 (Cat. No.PR00390), pp.185-192, 2000. ,
DOI : 10.1109/ETW.1999.803820
Some upper and lower bounds on the coupon collector problem, Journal of Computational and Applied Mathematics, vol.200, issue.1, pp.154-167, 2007. ,
DOI : 10.1016/j.cam.2005.12.011