, International Technology Roadmap for Semiconductors (ITRS), 2005.
Testing Semiconductor Memories, Theory and Practice, 1998. ,
Functional Memory Faults: A Formal Notation and a Taxonomy, VLSI Test Symposium, pp.281-289, 2000. ,
Static and Dynamic Behavior of Memory Cell Array Opens and Shorts in Embedded DRAMs, Design Automation and Test in Europe, pp.496-503, 2001. ,
Importance of Dynamic Faults for New SRAM Technologies, pp.29-34, 2003. ,
Testing Static and Dynamic Faults in Random Access Memories, Proc. IEEE VLSI Test Symposium, pp.395-400, 2002. ,
March iC-: An Improved Version of March C-for ADOFs Detection, VLSI Test Symposium, pp.129-134, 2004. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00108772
, Digital System Testing and Testable Design, 1990.
Diagnosis and Repair of Memory with Coupling Faults, IEEE Transactions on Computers, vol.38, issue.4, pp.493-500, 1989. ,
RAM diagnostic tests, Memory Technology, Design and Testing, pp.100-102, 1996. ,
Diagnostic testing of embedded memories based on output tracing, Memory Technology, Design and Testing, pp.113-118, 2000. ,
MarchBased RAM Diagnosis Algorithms for Stuck-At and Coupling Faults, pp.758-767, 2001. ,
Defect-Oriented Dynamic Fault Models for Embedded SRAMs, Proc. of European Test Workshop, pp.23-27, 2003. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00269526
Slow Write Driver Faults in 65nm Technology SRAM: Analysis and March Test Solution, Design Automation and Test in Europe, 2007. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00187037