J. A. Abraham and H. Shih, Testing of MOS VLSI Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1297-1300, 1985.

F. Brglez, D. Bryant, and K. Kozminski, Combinational Profiles of Sequential Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1929-1934, 1989.

K. T. Cheng and H. C. Chen, Delay Testing for Non-Robust Untestable Circuits, IEEE Int. Test Conf, pp.954-961, 1993.

G. L. Craig and C. R. Kime, Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults, Proc. of Int. Test Conf, pp.126-137, 1985.

S. Crepaux-motte, M. Jacomino, and R. David, An Algebraic Method for Delay Fault Testing, IEEE VLSI Test Symposium, pp.308-315, 1996.

R. David, Random Testing of Digital Circuits: Theory and Applications, 1998.

R. David, P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, On Hardware Generation of Random Single Input Change Test Sequences

P. Girard, C. Landrault, V. Moreda, and S. Pravossoudovitch, An Optimized BIST Test Pattern Generator for Delay Testing, IEEE VLSI Test Symposium, pp.94-99, 1997.

P. Girard, C. Landrault, S. Pravossoudovitch, and A. Virazel, Comparison Between Random and Pseudo-Random Generation for BIST of Delay, Stuck-at and Bridging Faults, IEEE Int. On-Line Testing Workshop, pp.121-126, 2000.
URL : https://hal.archives-ouvertes.fr/lirmm-00345800

C. T. Glover and M. R. Mercer, A Deterministic Approach to Adjacency Testing for Delay Faults, IEEE Design Automation Conf, pp.351-356, 1989.

G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassad, A. Hassan et al., Logic BIST for Large Industrial Designs: Real Issues and Case Studies, IEEE Int. Test Conf, pp.358-367, 1999.

S. Koeppe, Modeling and Simulation of Delay Faults in CMOS Logic Circuits, IEEE Int. Test Conf, pp.530-536, 1986.

W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovannivicentelli, Delay Fault Coverage, Test Set Size, and Performance Trade-Offs, IEEE Trans. on CAD, vol.14, issue.1, pp.32-44, 1995.

A. K. Majhi and V. D. , Tutorial: Delay Fault Models and Coverage, Proc. 11th International Conf. VLSI Design, pp.364-369, 1998.

A. K. Pramanick and S. M. Reddy, On Multiple Path Propagating Tests for Path Delay Faults, IEEE Int. Test Conf, pp.393-402, 1991.

M. Sivaraman and A. J. Strojwas, Diagnosis of Parametric Path Delay Faults, IEEE Int. Conf. on VLSI Design, pp.412-417, 1996.

G. L. Smith, Model for Delay Faults Based upon Paths, IEEE Int. Test Conf, pp.342-349, 1985.

. Testgen, , 1999.

W. Wang and S. K. Gupta, Weighted Random Robust Path Delay Testing of Synthesized Multilevel Circuits, IEEE VLSI Test Symposium, pp.291-297, 1994.

H. J. Wunderlich and Y. Zorian, Synthesis of Self-Testable Systems, 1997.

Y. Zorian, Testing the Monster Chip, IEEE Spectrum, vol.36, issue.7, pp.54-60, 1999.