M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design, 1990.

H. J. Wunderlich and Y. Zorian, Built-In Self Test (BIST): Synthesis of Self-Testable Systems, 1997.

Y. Zorian, Testing the Monster Chip, IEEE Spectrum, vol.36, pp.54-60, 1999.

K. Furuta, S. Yamazaki, and M. Sato, Evaluations of Various TPG Circuits for Use in Two-pattern Testing, IEEE VLSI Test Symposium, pp.242-247, 1994.

C. Chen and S. Gupta, BIST Test Pattern Generators for Stuck-Open and Delay Testing, IEEE Euro. Design & Test Conf, pp.289-296, 1994.

D. K. Pradhan and M. Chatterjee, GLFSR: A New Test Pattern Generator for Built-In Self Test, IEEE Int. Test Conf, pp.481-490, 1994.

S. Pilarski and A. Pierzynska, BIST and Delay Fault Detection, IEEE Int. Test Conf, pp.236-241, 1993.

W. Wang and S. K. Gupta, Weighted Random Robust Path Delay Testing of Synthesized Multilevel Circuits, IEEE VLSI Test Symposium, pp.291-297, 1994.

P. Girard, C. Landrault, V. Moreda, and S. Pravossoudovitch, An Optimized BIST Test Pattern Generator for Delay Testing, IEEE VLSI Test Symposium, pp.94-99, 1997.

G. L. Smith, Model for Delay Faults Based upon Paths, IEEE Int. Test Conf, pp.342-349, 1985.

M. Sivaraman and A. J. Strojwas, Diagnosis of Parametric Path Delay Faults, IEEE Int. Conf. on VLSI Design, pp.412-417, 1996.

J. A. Abraham and H. Shih, Testing of MOS VLSI Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1297-1300, 1985.

S. Koeppe, Modeling and Simulation of Delay Faults in CMOS Logic Circuits, Proc. of Int. Test Conf, pp.530-536, 1986.

. Testgen, , 1999.

F. Brglez, D. Bryant, and K. Kozminski, Combinational Profiles of Sequential Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1929-1934, 1989.

W. K. Lam, A. Saldanha, R. K. Brayton, and A. ,

. Sangiovanni-vicentelli, Delay Fault Coverage, Test Set Size, and Performance Trade-Offs, IEEE Trans. on CAD, vol.14, pp.32-44, 1995.

K. T. Cheng and H. C. Chen, Delay Testing for Non-Robust Untestable Circuits, IEEE Int. Test Conf, pp.954-961, 1993.

S. Crepaux-motte, M. Jacomino, and R. David, An Algebraic Method for Delay Fault Testing, IEEE VLSI Test Symposium, pp.308-315, 1996.

R. David, Random Testing of Digital Circuits: Theory and Applications, 1998.