, International Technology Roadmap for Semiconductors (ITRS)
Testing the Monster Chip, IEEE Spectrum, vol.36, pp.54-60, 1999. ,
Logic BIST for Large Industrial Designs: Real Issues and Case Studies, IEEE Int. Test Conf, pp.358-367, 1999. ,
Arithmetic Built-In Self-Test for Embedded Systems, 1998. ,
BIST for Systems-on-a-Chip, INTEGRATION, the VLSI Journal, vol.26, pp.55-78, 1998. ,
Design of Test Pattern Generators for Built-In Test, IEEE Int. Test Conf, pp.315-319, 1984. ,
Built-In Test for CMOS Circuits, IEEE Int. Test Conf, pp.309-314, 1984. ,
Design of Low Cost ROM Based Test Generators, IEEE VLSI Test Symp, pp.61-66, 1992. ,
On Using Machine Learning for Logic BIST, IEEE Int. Test Conf, pp.338-346, 1997. ,
LFSR-Coded Test Patterns for Scan Designs, pp.237-242, 1991. ,
Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE Trans. on Computers, vol.44, issue.2, pp.223-233, 1995. ,
URL : https://hal.archives-ouvertes.fr/hal-00007944
MixedMode BIST Using Embedded Processors, Journal of Electronic Testing: Theory and Applications (JETTA), vol.12, pp.127-138, 1998. ,
Built-In Test Pattern Generation for High Performance Circuits Using Twisted-Ring Counters, IEEE VLSI Test Symp, pp.22-27, 1999. ,
Altering a PseudoRandom Bit Sequence for Scan-Based BIST, IEEE Int. Test Conf, pp.167-175, 1996. ,
Applying Two-Pattern Tests Using Scan-Mapping, IEEE VLSI Test Symp, pp.393-397, 1996. ,
A Ring Architecture Strategy for BIST Test Pattern Generation, IEEE Asian Test Symposium, pp.418-423, 1998. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00269518
,
Application of Deterministic Logic BIST on Industrial Circuits, IEEE Int. Test Conf, pp.105-114, 2000. ,
On Random Pattern Test Length, IEEE Trans. on Computers, issue.6, pp.467-474, 1984. ,
Test Length in a Self-Testing Environment, IEEE Design & Test of Computers, vol.2, pp.59-63, 1985. ,
PseudoRandom Testing, IEEE Trans. on Computers, vol.36, pp.332-343, 1987. ,
Self Test Using Unequiprobable Random Patterns, IEEE Int. Symp. on Fault-Tolerant Computing, pp.258-263, 1987. ,
BIST and Delay Fault Detection, IEEE Int. Test Conf, pp.236-241, 1993. ,
Weighted Random Robust Path Delay Testing of Synthesized Multilevel Circuits, IEEE VLSI Test Symp, pp.291-297, 1994. ,
An Optimized BIST Test Pattern Generator for Delay Testing, IEEE VLSI Test Symposium, pp.94-99, 1997. ,
On Calculating Efficient LFSR Seeds for Built-In Self Test, IEEE European Test Workshop, pp.7-14, 1999. ,
Verification Testing: A PseudoExhaustive Test Technique, IEEE Trans. on Computers, issue.6, pp.541-546, 1984. ,
Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults, IEEE Int. Test Conf, pp.126-137, 1985. ,
A New BIST Approach for Delay Fault Testing, IEEE VLSI Test Symp, pp.284-288, 1994. ,
Nanometer Technology Effects on Fault Models for IC Testing, IEEE Computer, vol.32, issue.11, pp.46-51, 1999. ,
,
An Experimental Study Comparing the Relative Effectiveness of Functional, Scan, Iddq and Delay Fault Testing, IEEE VLSI Test Symp, pp.459-464, 1997. ,
An Experimental Chip to Evaluate Test Techniques Experiment Results, IEEE Int. Test Conf, pp.663-672, 1995. ,
BIST Test Pattern Generators for Stuck-Open and Delay Testing, pp.289-296, 1994. ,
Delay Fault Testing: Effectiveness of Random SIC and Random MIC Test Sequences, pp.9-14, 2000. ,
, Digital System Testing and Testable Design, 1990.
Bridging and Stuck-at Faults, IEEE Trans. on Computers, issue.7, pp.720-727, 1974. ,
Diagnosing Realistic Bridging Faults with Single Stuck-at Information, IEEE Trans. on CAD, vol.3, pp.255-267, 1998. ,
A Comparison of Bridging Fault Simulation Methods, IEEE Int. Test Conf, pp.587-595, 1999. ,
Model for Delay Faults Based upon Paths, IEEE Int. Test Conf, pp.342-349, 1985. ,
Delay Fault Testing for VLSI Circuits, 1998. ,
, Random Testing of Digital Circuits: Theory and Applications, 1998.
On Hardware Generation of Random Single Input Change Test Sequences, 2001. ,
Comparison Between Random and Pseudo-Random Generation for BIST of Delay, Stuck-at and Bridging Faults, IEEE On-Line Testing Workshop, pp.121-126, 2000. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00345800
, , 1999.