A. Vuksic and K. Fuchs, A New BIST Approach for Delay Fault Testing, VLSI Test Symp, pp.284-288, 1994.

C. W. Starke, Built-In Test for CMOS Circuits, Int. Test Conf, pp.309-314, 1984.

C. Chen and S. Gupta, BIST Test Pattern Generators for Stuck-Open and Delay Testing, Euro. Design & Test Conf, pp.289-296, 1994.

W. Wang and S. K. Gupta, Weighted Random Robust Path Delay Testing of Synthesized Multilevel Circuits, VLSI Test Symp, pp.291-297, 1994.

G. L. Smith, Model for Delay faults based upon paths, Int. Test Conf, pp.309-314, 1984.

R. David, Random Testing of Digital Circuits, Theory and Applications, 1998.

F. Brglez, D. Bryant, and K. Kozminski, Combinational Profiles of Sequential Benchmark Circuits, IEEE Int. Symp. on Circuits and Systems, pp.1929-1934, 1989.

. Testgen, , 1999.

E. S. Park and M. R. Mercer, Robust and Non-Robust Tests for Path Delay Faults in a Combinational Circuit, Int. Test Conf, pp.1027-1034, 1987.