Estimation rapide de l'activité parasite pour l'optimisation des arbres de réduction de multiplieurs, " in6ì eme journées d'´ etudes Faible Tension Faible Consommation (FTFC), pp.127-130, 2007. ,
Low-power arithmetic operators, 2004. ,
DOI : 10.1201/9781420036503.ch9
URL : https://hal.archives-ouvertes.fr/inria-00384197
Modeling power consumption in arithmetic operators, Microelectronic Engineering, vol.39, issue.1-4, pp.245-253, 1997. ,
DOI : 10.1016/S0167-9317(97)00179-2
URL : https://hal.archives-ouvertes.fr/hal-00014715
Area-time-power tradeoffs in parallel adders, IEEE Transactions on Circuits and Systems?II: Analog and Digital Signal Processing, pp.689-702, 1996. ,
DOI : 10.1109/82.539001
Advanced Computer Arithmetic Design, 2001. ,
Circuit techniques for CMOS low-power high-performance multipliers, IEEE Journal of Solid-State Circuits, vol.31, issue.10, pp.1535-1546, 1996. ,
DOI : 10.1109/4.540066
Optimal circuits for parallel multipliers, IEEE Transactions on Computers, vol.47, issue.3, pp.273-285, 1998. ,
DOI : 10.1109/12.660163
High-performance low-power left-to-right array multiplier design, IEEE Transactions on Computers, vol.54, issue.3, pp.272-283, 2005. ,
DOI : 10.1109/TC.2005.51
SoftExplorer: Estimating and Optimizing the Power and Energy Consumption of a C Program for DSP Applications, EURASIP Journal on Advances in Signal Processing, vol.2005, issue.16, pp.2641-2654, 2005. ,
DOI : 10.1155/ASP.2005.2641
URL : https://hal.archives-ouvertes.fr/hal-00077302
A Circuits and Systems Perspective, 2005. ,
Automatic Generation of Low-Power Circuits for the Evaluation of Polynomials, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers, pp.2053-2057, 2006. ,
DOI : 10.1109/ACSSC.2006.355128
URL : https://hal.archives-ouvertes.fr/lirmm-00125519