K. Wu, R. Karri, G. Kuznetsov, and M. , Low Cost Concurrent Error Detection for the Advances Encryption Standard, Proc. Int'l Test Conference, pp.1242-1248, 2004.

G. , D. Natale, and M. Flottes, An On-Line Fault Detection Scheme for SBoxes in Secure Circuits, Proc. IEEE Int. On-Line Testing Symposium, pp.57-62, 2007.
URL : https://hal.archives-ouvertes.fr/lirmm-00163244

R. Karri, K. Wu, P. Mishra, and Y. Kim, Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, issue.12, pp.1509-1517, 2002.
DOI : 10.1109/TCAD.2002.804378

C. Yen and B. Wu, Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard, IEEE Trans Computers, vol.55, issue.6, pp.720-731, 2006.

G. Bertoni, L. Breveglieri, I. Koren, P. Maistri, and V. Piuri, Error analysis and detection procedures for a hardware implementation of the advanced encryption standard, IEEE Transactions on Computers, vol.52, issue.4, pp.492-505, 2003.
DOI : 10.1109/TC.2003.1190590

P. Kocher, J. Jaffe, and B. Jun, Differential Power Analysis, Proc. CRYPTO'99, pp.388-397, 1999.
DOI : 10.1007/3-540-48405-1_25

X. Zhang and K. K. Parhi, Implementation approaches for the Advanced Encryption Standard algorithm, IEEE Circuits and Systems Magazine, vol.2, issue.4, pp.24-46, 2002.
DOI : 10.1109/MCAS.2002.1173133

P. Hellekalek and S. , Empirical evidence concerning AES, ACM Transactions on Modeling and Computer Simulation, vol.13, issue.4, pp.322-333, 2003.
DOI : 10.1145/945511.945515
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.8.2410

G. , D. Natale, M. Flottes, and B. Rouzeyre, An Integrated Validation Environment for Differential Power Analysis, IEEE International Symposium on Electronic Design, pp.527-532, 2008.
URL : https://hal.archives-ouvertes.fr/lirmm-00332534