FAUST: on-chip distributed SoC architecture for 4G baseband modem chipset, Proc. of the IP/SOC'05 conference, 2005. ,
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms, Design, Automation and Test in Europe, 2005. ,
DOI : 10.1109/DATE.2005.21
URL : https://hal.archives-ouvertes.fr/hal-00181229
System-on-chip beyond the nanometer wall, Proceedings of the 40th conference on Design automation , DAC '03, 2003. ,
DOI : 10.1145/775832.775943
From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings., 2003. ,
DOI : 10.1109/MEMCOD.2003.1210097
Verification Strategy for Integration 3G Baseband SoC, Proc. of the Design Automation Conference, 2003. ,
Exploring embedded-systems architectures with Artemis, Computer, pp.57-63, 2001. ,
DOI : 10.1109/2.963445
Abstract Application Modeling for System Design Space Exploration, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006. ,
DOI : 10.1109/DSD.2006.19
A Reconfigurable Baseband Platform Based on an Asynchronous Network-on-Chip, Journal of Solid-State Circuits (JSSC), pp.223-235, 2008. ,
DOI : 10.1109/JSSC.2007.909339
The bulk synchronous parallel random access machine, Proc. of EURO-PAR'96, pp.327-338, 1996. ,
Schedulers as model-based design elements in programmable heterogeneous multiprocessors, Proceedings of the 40th conference on Design automation , DAC '03, 2003. ,
DOI : 10.1145/775832.775938
A methodology for architecture exploration of heterogeneous signal processing systems, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), 1997. ,
DOI : 10.1109/SIPS.1999.822323