N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A System Perspective, 1992.

V. G. Oklobdzija and P. G. Kovijanic, On Testability of CMOS-Domino Logic, 14 th International Conference on Fault-Tolerant Computing, pp.50-55, 1984.

H. Wunderlich and W. , On Fault Modeling for Dynamic CMOS Circuits, 23 rd Design Automation Conference, pp.540-546, 1986.

J. T. Chang and E. J. Mccluskey, Detecting resistive shorts for CMOS domino circuits, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), pp.890-899, 1998.
DOI : 10.1109/TEST.1998.743280

C. F. Hawkins and J. M. Soden, Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs, Proc. International Test Conference, pp.544-555, 1985.

M. Syrzyki, Modeling of Gate Oxide Shorts in MOS Transistors, Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol.8, issue.3, pp.193-202, 1989.

J. Segura, C. De-benito, A. Rubio, and C. F. Hawkins, A detailed analysis and electrical modeling of gate oxide shorts in MOS transistors, Journal of Electronic Testing, vol.8, issue.No. 3, pp.229-239, 1996.
DOI : 10.1007/BF00133386

M. Syrzyki, Modeling of Spot Defects in MOS Transistors, Proc. International Test Conference, pp.148-157, 1987.

J. M. Soden and C. F. Hawkins, Test Considerations for Gate Oxide Shorts in CMOS ICs, IEEE Design & Test of Computers, vol.3, issue.4, pp.56-64, 1986.
DOI : 10.1109/MDT.1986.294977

M. Renovell, J. M. Gallière, F. Azaïs, and Y. Bertrand, Modeling the Random Parameters Effects in a Non-Split Model of Gate Oxide Short, Journal of Electronic Testing, vol.19, issue.4, pp.377-386, 2003.
DOI : 10.1023/A:1024683708105

URL : https://hal.archives-ouvertes.fr/lirmm-00370365

M. Renovell, J. M. Gallière, F. Azaïs, and Y. Bertrand, Boolean and current detection of MOS transistor with gate oxide short, Proceedings International Test Conference 2001 (Cat. No.01CH37260), pp.1039-1048, 2001.
DOI : 10.1109/TEST.2001.966730

URL : https://hal.archives-ouvertes.fr/lirmm-00370400

M. Renovell, J. M. Gallière, F. Azaïs, and Y. Bertrand, Delay testing of MOS transistor with gate oxide short, Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03, pp.168-173, 2003.
DOI : 10.1109/ATS.2003.1250804

URL : https://hal.archives-ouvertes.fr/lirmm-00269641