

Near-field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits

Thomas Ordas, Mathieu Lisart, Etienne Sicard, Philippe Maurine, Lionel

Torres

To cite this version:

Thomas Ordas, Mathieu Lisart, Etienne Sicard, Philippe Maurine, Lionel Torres. Near-field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits. PATMOS: Power and Timing Modeling Optimization and Simulation, Sep 2008, Lisbon, Portugal. pp.229-236, 10.1007/978-3-540-95948-9 23 . limm-00394395

HAL Id: lirmm-00394395 <https://hal-lirmm.ccsd.cnrs.fr/lirmm-00394395>

Submitted on 11 Jun 2009

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Near-field Mapping System to Scan in Time Domain the Magnetic Emissions of Integrated Circuits

T. Ordas^{1,2}, M. Lisart², E. Sicard³, P. Maurine¹, L. Torres¹ LIRMM, University of Montpellier II, France, STMicroelectonics, Rousset, France, INSA, LESIA, Toulouse, France

Abstract:

This paper introduces a low cost near-field mapping system. This system scans automatically and dynamically, in the time domain, the magnetic field emitted by integrated circuits during the execution of a repetitive set of instructions. Application of this measurement system is given to an industrial chip designed with a 180nm CMOS process. This application demonstrates the efficiency of the system but also the helpfulness of the results obtained to identify paths followed by the current and to locate the potential IR drop zones.

I-Introduction:

EM emissions observed on complex system on chip or system in package is often due to by switching currents of macro-functions or blocks integrated on silicon. In order to be able to model and simulate the EMI behavior of these complex circuits, the various sources of noise and their associated electrical paths should be identified and characterized.

However, characterizing the different source of noises and their associated electrical paths is an extremely difficult task while considering complex designs consisting of a several of macro-blocks such as RAM, ROM, FLASH, CPU, ADC, DAC, RF blocks, or analogue functions ….

Within this context, near-field measurement in time domain appears as an interesting solution to identify and characterize the various independent sources of EMI and their associated electrical paths within a chip. This is all the more interesting that performing a near-field scan in time domain allows identifying which operating scenario is the most critical from an EMC point of view but also detect at which time emissions are the strongest.

If some near field mapping systems have been reported to detect the high field level zones of integrated circuits, most of this previous works tackle the problem in the frequency domain [1,2,3,4]. Within this context, the main characteristic of the near-field scan mapping system is to deliver a fine resolution dynamic cartography of investigated chips.

The remainder of this paper is organized as follows. In section II, both the near-field mapping system and the mathematical treatment applied to the collected date are described. This system is then applied to a 180nm CMOS process testchip. Section III gives the results

obtained from the measures. Finally a conclusion is drawn section IV.

II-Measurement system

To analyze electromagnetic field radiated by the core of integrated circuits, a measurement platform has been developed.

a) Hardware

Figure 1 shows the different elements of the near-field scanner.

Fig. 1: Near-field scanner developed to measure the radiated field of IC core in the time domain

As shown, the Design Under Test (DUT) is controlled by a PC which sends a processing scenario, repeated during the entire measurement step, to the DUT via Ethernet or serial interfaces.

At the same time, the PC controls the the probe displacement via an XY table and stored the results of the measurements.

Fig. 22**.** 500µm and 40µm ∅Magnetic probe

All probes used are passive with a bandwidth of 1.5 GHz. These probes are simple passive loops whose

diameter ranges from 50µm to 500µm that have been designed to be placed really close to the chip surface. Even if the magnetic probes are placed really close to the chip, the captured signal has low amplitude and need to be amplified. This is achieved, as shown figure 1, by a low noise 63db amplifier from MITEQ [6] connected to a 2GHz bandwidth Oscilloscope Waverunner 204Xi from LECROY [7] (which is controlled by the PC).

b) Acquisition method

To obtain the near-field scanning, a C script was developed to control the XY table. In this script, the displacement step in x and y are defined by the user; moreover x and y have to be initialized and bounded before running the full scan of the chip. To initialized and bound x and y values, the magnetic probe is first placed on a corner of the IC, and then place on the diagonally opposite corner. The area to be scanned being defined, the near-field scan starts with the wanted displacement step (from 100 μ m downto 10 μ m).

For each x,y coordinate of the IC surface, the probe captures the evolution in time of the magnetic field once or many times in order to obtain a single shot waveform or an averaged one; the resulting waveforms are then store in the PC.

c) Post treatment of the measured data

Once all waveforms have been stored on the PC the post treatment of the data may start. Several post treatments are available.

Fig. 3 Testchip floorplan

A first treatment can be applied to analyze the EMI in the frequency domain. It consists roughly of a Fast Fourier Transform (FFT), even if some scripts have been developed to analyze the power density on predefined frequency ranges.

A second treatment aims at computing the integral of the collected waveform in order to get a first order idea of the local switching current consumed by the chip.

Finally a last treatment may be applied to the collected data. It consists of making one picture of the EMI radiated by the chip for each measured sample of time. All these pictures are then gathered into a movie showing the evolution in time of the magnetic field over the full chip.

III-Experimental results

The near-field measurement system has been applied to an IC designed in a 180nm CMOS technology whose area is around 10mm². This chip contains a CPU (denoted by logic in Figure 3), a FLASH, a RAM, and an internal clock generator delivering a 5.4MHz signal, and other small digital and analog blocks.

A processing scenario consisting of FLASH and RAM accesses (read and write) was stored in the FLASH of the chip whose floorplan is given Figure 3. Note that the supply is provided by four pads.

This processing scenario stored in the FLASH, we measured the EM emissions radiated by this chip running the aforementioned scenario using a 200µm probes and a 100µm displacement step. This measurement step took 10 hours.

a) Near-field Scans in frequency domain

The data collected, we performed an analysis of the magnetic field radiated by this chip in the frequency domain, using a spectrum analyzer rather than an oscilloscope for more accuracy. More precisely, we computed energy density map represented figures 4a and figure 4b the spectrums measured at x,y coordinates corresponding to the dots figure 4a. Note that the considered frequency range was [1MHz, 1 GHz].

As shown figure 4, the FLASH appears as the major source of electromagnetic emissions while the CPU, the RAM, and the clock generator have significantly lower emissions.

Despite these four functional blocks, the map also discloses a vertical bar whose emissions are significantly greater than those of the RAM, of the CPU and of the clock generator. Comparing the obtained map with the layout of the design, we identified this bar has a fraction of the supply rails close to the core supply pad. Note here that only this part of the supply rail was disclosed by the spectral analysis.

Spectral density energy cartography

Fig. 4a Global spectral density energy cartography

Fig. 5b Flash, Clock generator and RAM spectrum

b) Near-field Scans in time domain

In a second step, we elaborated the map of the chip electromagnetic emissions in the time domain. From this movie we deduced a first static map of the electromagnetic emissions of the chip represented figure 5.

More precisely, the maximum value of the EMI over several clock cycles has been reported, for each location, on this map. As shown, this map is quite different to that obtained in the frequency domain (figure 4). Indeed, it clearly appears that the CPU, the RAM could generate locally and at some specific times a magnetic field equivalent to the one generated by the FLASH.

Fig. 6 Maximum magnetic field values map over several clock cycles

The identification of the time at which the RAM, and the CPU generate such important fields is easily done by looking to the movie that also disclose the electrical

paths followed by the switching current and also the potential hot spots from an IR drop point of view. As an illustration, figure 6a, 6b and 6c give some instantaneous maps of the magnetic field at three different times.

More precisely, Figure 6a gives the map while the CPU, the RAM and the FLASH are inactive. Figure 6b gives the map of the magnetic field while a data is read in the RAM, and finally figure 6c gives the map of the magnetic field while both the RAM and the FLASH are accessed (the executed code being stored in the FLASH).

With the knowledge of the floorplan and the power ground grid network of the chip it is then possible to deduce from the dynamic map (fig.6a 6c) the switching current flows in the chip for any specific instruction, and the related suspected IR drop zones.

Fig. 6a Magnetic field map while only the clock generator is running

Fig. 6b Magnetic field map while a data is read in the RAM

Fig. 6c Magnetic field map while the RAM and the EEPROM fire simultaneously

As an illustration, figure 7 gives some samples of the dynamic map. These samples correspond to the firing of the clock generator. Note, that only the part of interest (left bottom part of the floorplan) of the samples is reported. As shown, the electrical path to supply pads followed by the switching current of the clock generator appears clearly. Moreover one can note it is possible to evaluate the time spent by supply grid to evacuate the current.

Fig.7: identification of the clock generator switching current path on for a rising edge.

Proceeding as described for the clock generator we identified the different electrical paths followed by the switching currents. The identified paths are shown figure 8 as well as the related suspected IR drop zones.

Fig.8: Switching current paths and the related suspected IR drop zones represented by the ellipsoids.

c) Discussion

In the previous sections, we have reported some experimental results and more precisely static magnetic field maps in the frequency domain and some samples of a map (movie) obtained in the time domain. Comparing the results obtained, it appears that performing EME analyses in the time domain provides some interesting and complementary information that may be helpful in modeling the EMI radiated by VLSI cores.

IV-Conclusion

A low cost near-field mapping system has been introduced in this paper. This measurement system is dedicated to the analysis of the EME in the time domain. Its application, to an industrial chip designed in a 180nm CMOS process, has demonstrated the feasibility of the near field scans of IC cores in the time domain but also the richness of the information disclosed by such an approach. Work is on going to bridge the gap between dynamic IR drop tools and dynamic EMI maps.

V- References

[1] Adam Tankielun, Peter Kralicek, Uwe Keller, Etienne Sicard, Bertrand Vrignon "Electromagnetic Near-Field Scanning for Microelectronic Test Chip Investigation", IEEE EMC Society Newsletter, Oct. 2006.

[2] Baudry, D.; Arcambal, C.; Louis, A.; Mazari, B.; Eudeline, P. "Applications of the Near-Field Techniques in EMC Investigations", IEEE Transactions on Electromagnetic Compatibility, Volume 49, Issue 3, Aug. 2007 Page(s): $485 - 493$

[3] T. Ostermann, B. Deutschmann, "TEM-Cell and Surface Scan to Identify the Electromagnetic Emission of Integrated Circuits", 2003 ACM Great Lakes Symposium on VLSI, Washington, DC April 28-29, 2003.

[4] Haelvoet, K.; Criel, S.; Dobbelaere, F.; Martens, L.; De Langhe, P.; De Smedt, R., "Near-field scanner for the accurate characterization ofelectromagnetic fields in the close vicinity of electronic devices and systems", Instrumentation and Measurement Technology Conference, 1996.

- [5] http://www.mathworks.com/
- [6] http://www.miteq.com/
- [7] http://www.lecroy.com/