Securing Scan Control in Crypto Chips, Journal of Electronic Testing, vol.25, issue.10, pp.457-464, 2007. ,
DOI : 10.1007/s10836-007-5000-z
URL : https://hal.archives-ouvertes.fr/lirmm-00186353
Self-Test Techniques for Crypto-Devices, IEEE Transaction on VLSI Systems, pp.1-5, 2008. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00365359
A Reliable Architecture for Parallel Implementations of the Advanced Encryption Standard, Journal of Electronic Testing, vol.25, pp.269-278, 2009. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00423026