V. Narayanan, Proc. 18th ACM Great Lakes Symposium on VLSI, 2008.

B. Lasbouygues, Temperature-and Voltage-Aware Timing Analysis, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.26, issue.4, pp.801-815, 2007.
URL : https://hal.archives-ouvertes.fr/lirmm-00178921

C. Parthasarathy, A. Bravaix, C. Guérin, M. Denais, and V. Huard, Design-In Reliability for 90-65nm CMOS Nodes Submitted to Hot-Carriers and NBTI Degradation, PATMOS 2007, vol.4644, pp.191-200, 2007.

M. Nourani and A. Radhakrishnan, Testing On-Die Process Variation in Nanometer VLSI, IEEE Design & Test of Computers, vol.23, issue.6, pp.438-451, 2006.

S. B. Samaan, Parameter Variation Probing Technique: US Patent, vol.6535013, 2003.

M. Persun, Method and apparatus for measuring relative, within-die leakage current and/or providing a temperature variation profile using a leakage inverter and ring oscillators: US Patent, p.7193427, 2007.

A. Drake, A Distributed Critical Path Timing Monitor for A 65nm High Performance Microprocessor, ISSCC, pp.398-399, 2007.

S. Das, A Self-Tuning DVS Processor Using Delay-Error Detection and Correction, IEEE JSSC, vol.41, issue.4, pp.792-804, 2006.

D. Blaauw, Razor II: In situ error detection and correction for PVT and SER tolerance, pp.400-401, 2008.

K. A. Bowman, Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance, pp.402-623, 2008.

B. Rebaud, An Innovative Timing Slack Monitor for Variation Tolerant Circuits, 2009.
URL : https://hal.archives-ouvertes.fr/lirmm-00371174

M. Agarwal, Circuit Failure Prediction and Its Application to Transistor Aging, Proc. VLSI Test Symposium, pp.277-286, 2007.

V. Migairou, R. Wilson, S. Engels, Z. Wu, N. Azemard et al., A Simple Statistical Timing Analysis Flow and Its Application to Timing Margin Evaluation, PATMOS 2007, vol.4644, pp.138-147, 2007.
URL : https://hal.archives-ouvertes.fr/lirmm-00178454

D. Blaauw, Statistical timing analysis: From basic principles to state of the art, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.27, issue.4, pp.589-607, 2008.