M. Toner, G. Roberts, M. Toner, and G. Roberts, A BIST scheme for an SNR test of a sigmadelta ADC A BIST Technique for a Frequency Response and Intermodulation Distortion Test of a Sigma-Delta ADC, Proc International Test Conference Proc IEEE VLSI Test Symposium, pp.805-81460, 1993.

M. J. Ohletz, Hybrid Built In Self Test (HBIST) for Mixed Analog/Digital Integrated Circuits, Proc. European Test Conference, pp.307-323, 1991.

S. K. Sunter, N. Nagi, D. , and A. Bist, A simplified polynomial-fitting algorithm for, Proc. IEEE International Test Conference, pp.389-395, 1997.

F. Azais, S. Bernard, Y. Betrand, and M. , Towards an ADC BIST scheme using the histogram test technique, Proceedings IEEE European Test Workshop, pp.53-58, 2000.
DOI : 10.1109/ETW.2000.873779

F. Azais, S. Bernard, Y. Bertrand, and M. , Implementation of a linear histogram BIST for ADCs, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.590-595, 2001.
DOI : 10.1109/DATE.2001.915083

K. Arabi, B. Kaminska, and J. Rzeszut, A New Built-in Self-test Approach For Digital-to-analog And Analog-to-digital Converters, IEEE/ACM International Conference on Computer-Aided Design, pp.491-494, 1994.
DOI : 10.1109/ICCAD.1994.629860

N. Nagi, A. Chatterjee, and J. Abraham, A Signature Analyzer for Analog and Mixed-Signal Circuits DSP-Based Testing of Analog and Mixed-Signal Circuits, Proc. IEEE International Conference on Computer Design, pp.284-287, 1987.

S. Ozev, I. Bayraktaroglu, and A. Orailoglu, Seamless test of digital components in mixed-signal paths, IEEE Design & Test of Computers, vol.21, issue.1, pp.44-55, 2004.
DOI : 10.1109/MDT.2004.1261849

J. Janik, Estimation of A/D Converter Nonlinearities from complex Spectrum, IEEE Proc. International Workshop on ADC Modeling and Testing, pp.8-10, 2003.

. Renovell, Analogue Network of Converters " : A DFT technique to test a complete set of ADCs and DACs embedded in a complex SiP or SoC, IEEE Proc European Test Symposium, 2006.
URL : https://hal.archives-ouvertes.fr/lirmm-00115676

R. De-vries and A. J. Janssen, Decreasing the sensitivity of ADC test parameters by means of wobbling, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231), pp.386-391, 1998.
DOI : 10.1109/VTEST.1998.670894