S. Aritome, R. Shirota, G. Hemink, T. Endoh, and F. Masuoka, ÒReliability Issues of Flash Memory CellsÓ, Proc. of the IEEE, pp.776-788, 1993.

P. Pavan, R. Bez, P. Olivo, and E. Zanoni, ÒFlash Memory Cells Ð An OverviewÓ, Proc. of the IEEE, pp.1248-1271, 1997.

M. Mohammad and K. Saluja, ÒFlash Memory Disturbances: Modeling and TestÓ, Proc. of the IEEE VLSI Test Symposium, pp.218-224, 2001.

O. Ginez, J. Daga, P. Girard, C. Landrault, S. Pravossoudovitch et al., ÒRetention and Reliability Problems in Embedded Flash Memories: Analysis and Test of Defective 2T-FLOTOX Tunnel WindowÓ, Proc of the IEEE VLSI Test Symposium, pp.47-52, 2007.

A. Sharma, ÒSemiconductor Memories: Technology, Testing and ReliabilityÓ, 1997.

M. Mohammad and K. Saluja, Simulating program disturb faults in flash memories using spice compatible electrical model, IEEE Transactions on Electron Devices, vol.50, issue.11, pp.2286-2291, 2003.
DOI : 10.1109/TED.2003.816546

O. Ginez, J. Daga, M. Combe, P. Girard, C. Landrault et al., ÒAn Overview of Failure Mechanisms in Embedded Flash MemoriesÓ, Proc. of IEEE VLSI Test Symposium, pp.108-113, 2006.

O. Ginez, J. Daga, P. Girard, C. Landrault, S. Pravossoudovitch et al., ÒA SPICE-Like 2T-FLOTOX Core-Cell Model for Defect Injection and Faulty Behavior Prediction in eFlashÓ, Journal of Electronic Testing -Theory and Applications, vol.25, pp.2-3, 2009.

P. Mauroux, A. Virazel, A. Bosio, L. Dilillo, P. Girard et al., ÒNAND Flash Testing: A Preliminary Study on Actual DefectsÓ, Proc. of IEEE International Test Conference, 2009.

K. Takeuchi, S. Satoh, K. Imamiya, and K. Sakui, A source-line programming scheme for low-voltage operation NAND flash memories, IEEE Journal of Solid-State Circuits, vol.35, issue.5, pp.672-681, 2000.
DOI : 10.1109/4.841463