M. Borri and . Hage-hassan, ÒEfficient March Test Procedure for Dynamic Read Destructive Fault Detection in SRAM MemoriesÓ, Journal of Electronic Testing: Theory and Applications, vol.213, issue.5, pp.551-561, 2005.

S. Borri, M. Hage-hassan, L. Dilillo, P. Girard, S. Pravossoudovitch et al., ÒAnalysis of Dynamic Faults in Embedded-SRAMs: Implications for Memory TestÓ, Journal of Electronic Testing: Theory and Applications, vol.214, issue.2, pp.169-179, 2005.

. Virazel, ÒAdvanced Test Methods for SRAMs -Effective Solutions for Dynamic Fault Detection in Nanoscaled TechnologiesÓ, 2009.

S. , D. Carlo, A. Savino, A. Scionti, and P. Prinetto, ÒInfluence of parasitic capacitance variations on 65nm and 32nm predictive model technology SRAM core-cellsÓ, Proc. of IEEE Asian Test Symposium, pp.411-416, 2008.

S. Hamdioui and A. J. Van-de-goor, ÒAn Experimental Analysis of Spot Defects in SRAMs: Realistic Fault Models and TestsÓ, Proc. of IEEE Asian Test Symposium, pp.131-138, 2000.

R. Huang, Y. Chou, and C. Wu, ÒDefect oriented fault analysis for SRAMÓ, Proc. of IEEE Asian Test Symposium, pp.256-261, 2003.

A. J. Van-de-goor and Z. , ÒFunctional Memory Faults: A Formal Notation and a TaxonomyÓ, Proc. of IEEE VLSI Test Symposium, pp.281-289, 2000.

A. J. Van-de-goor, ÒTesting Semiconductor Memories, Theory and PracticeÓ, 1998.

R. D. Adams and E. S. Cooley, ÒAnalysis of a Deceptive Destructive Read Memory Fault Model and Recommended TestingÓ, Proc. of IEEE North Atlantic Test Workshop, 1996.

E. Seevinck, F. J. List, and J. Lohstroh, Static-noise margin analysis of MOS SRAM cells, IEEE Journal of Solid-State Circuits, vol.22, issue.5, pp.748-754, 1987.
DOI : 10.1109/JSSC.1987.1052809