M. Taherzadeh-sani and A. Hamoui, Digital Background Calibration of Interstage-Gain and Capacitor-Mismatch Errors in Pipelined ADCs, 2006 IEEE International Symposium on Circuits and Systems, pp.1035-1038, 2006.
DOI : 10.1109/ISCAS.2006.1692765

J. Tsimbinos, W. Marwood, A. Beaumont-smith, and C. Lim, Results of A/D converter compensation with a VLSI chip, Final Program and Abstracts on Information, Decision and Control, pp.289-293, 2002.
DOI : 10.1109/IDC.2002.995413

H. Lundin, Post-correction of analog-to-digital converters, Royal Institute of Technology (KTH), pp.3-0324, 2003.

F. H. Irons, D. M. Hummels, and S. P. Kennedy, Improved compensation for analog-to-digital converters, IEEE Transactions on Circuits and Systems, vol.38, issue.8, pp.958-961, 1991.
DOI : 10.1109/31.85640

P. Handel, M. Skoglund, and M. Pettersson, A calibration scheme for imperfect quantizers, IEEE Transactions on Instrumentation and Measurement, vol.49, issue.5, pp.1063-1068, 2000.
DOI : 10.1109/19.872931

H. Lundin, T. Andersson, M. Skoglund, and P. Handel, Analog-todigital converter error correction using frequency selective tables, Proc. of the Radio Vetenskap och Kommunikation, pp.487-490, 2002.

H. Lundin, M. Skoglund, and P. Handel, Optimal index-bit allocation for dynamic post-correction of analog-to-digital converters, IEEE Transactions on Signal Processing, vol.53, issue.2, pp.660-671, 2005.
DOI : 10.1109/TSP.2004.840817

H. Lundin, M. Skoglund, and P. Handel, A Criterion for Optimizing Bit-Reduced Post-Correction of AD Converters, IEEE Transactions on Instrumentation and Measurement, vol.53, issue.4, pp.1159-1166, 2004.
DOI : 10.1109/TIM.2004.831441

A. Davis, A. Fischer, J. Hans-helge, and . Hess, Digital correction of circuit imperfections in cascaded ??-?? modulators composed of 1st-order sections, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.689-692, 2000.
DOI : 10.1109/ISCAS.2000.857577

M. Sarhang-nejad and G. C. Terme, A high-resolution multibit ?? ADC with digital correction and relaxed amplifier requirements, IEEE Journal of Solid-State Circuits, vol.28, issue.6, 1996.

P. Kiss, J. Silva, X. Wiesbauer, T. Sun, U. Moon et al., Adaptive digital correction of analog errors in MASH ADCs-partII. Correction using test signal injection, IEEE Transactions on Circuits and Systems-II:Analog and Digital Signal Processing, pp.629-638, 2000.

F. Stefani, D. Macii, A. Moschitta, P. Carbone, and D. Petri, Simple and time-effective procedure for ADC INL estimation, IEEE Trans. on Instrumentation and Measurement, vol.55, issue.4, pp.1382-1389, 2006.
DOI : 10.1109/tim.2006.876395

L. Michaeli, P. Michalko, and J. Saliga, Unified ADC nonlinearity error model for SAR ADC, Measurement, vol.41, issue.2, pp.198-204, 2008.
DOI : 10.1016/j.measurement.2006.10.004

N. Björsell and P. Händel, Achievable ADC Performance by Postcorrection Utilizing Dynamic Modeling of the Integral Nonlinearity, EURASIP Journal on Advances in Signal Processing, 2008.
DOI : 10.1109/IMTC.2006.234872

S. Medawar, P. Händel, N. Björsell, and M. Jansson, ADC Characterization By Dynamic Integral Nonlinearity, Proc. on the 13th Workshop on ADC Modelling and Testing, pp.1037-1042, 2008.

F. Adamo, F. Attivissimo, N. Giaquinto, and M. Savino, FFT test of A/D converters to determine the integral nonlinearity, IEEE Transactions on Instrumentation and Measurement, vol.51, issue.5, pp.1050-1054, 2002.
DOI : 10.1109/TIM.2002.807795

N. Csizmadia and A. J. Janssen, Estimating the Integral Non- Linearity of AD-Converters via the Frequency Domain, Proc. International Test Conference, pp.757-761, 1999.

E. J. Peral?as, M. A. Jalon, and A. Rueda, Simple Evaluation of the Nonlinearity Signature of an ADC Using a Spectral Approach " VLSI Design, Hindawi publishing, p.657207, 2008.

J. M. Janik and V. Fresnaud, A spectral approach to estimate the INL of A/D converter, Computer Standards & Interfaces journal, pp.31-37, 2007.
DOI : 10.1016/j.csi.2005.12.004
URL : https://hal.archives-ouvertes.fr/hal-00092534

V. Kerzérho, S. Bernard, J. M. Janik, and P. Cauvet, Comparison between spectral-based methods for INL estimation and feasibility of their implantation, Proceedings of the 11th IEEE International Mixed-Signal Testing Workshop (IMSTW '05), pp.270-275, 2005.

V. Kerzérho, S. Bernard, J. M. Janik, and P. Cauvet, A First Step for an INL Spectral-Based BIST: The Memory Optimization, Journal of Electronic Testing, pp.351-357, 2006.
DOI : 10.1007/s10836-006-0186-z

G. W. Roberts and A. K. Lu, Analog Signal Generation for Built-In Self- Test of Mixed-Signal Integrated Circuits, 1995.
DOI : 10.1007/978-1-4615-2341-3

A. K. Lu and G. W. Roberts, An analog multi-tone signal generator for built-in-self-test applications, Proceedings., International Test Conference, pp.650-659, 1994.
DOI : 10.1109/TEST.1994.528010

B. Provost and E. Sanchez-sinencio, Auto-calibrating analog timer for on-chip testing, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), pp.686-695, 1999.
DOI : 10.1109/TEST.1999.805778

F. Azaïs, S. Bernard, Y. Bertrand, X. Michel, and M. , A lowcost adaptive ramp generator for analog BIST applications, Proc. VLSI Test Symposium, 2001.

S. Bernard, F. Azaïs, Y. Bertrand, and M. , A high accuracy triangle-wave signal generator for on-chip ADC testing, Proceedings The Seventh IEEE European Test Workshop, pp.89-94, 2002.
DOI : 10.1109/ETW.2002.1029644
URL : https://hal.archives-ouvertes.fr/lirmm-00268483

R. De-vries, T. Zwemstra, E. Bruls, and P. Regtien, Built-in self-test methodology for A/D converters, Proceedings European Design and Test Conference. ED & TC 97, pp.353-358, 1997.
DOI : 10.1109/EDTC.1997.582382

F. Azaïs, S. Bernard, Y. Bertrand, and M. , A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs, Journal of Electronic Testing, vol.17, issue.2, pp.139-147, 2001.
DOI : 10.1023/A:1011173710479

M. Renovell, F. Azaïs, S. Bernard, and Y. Bertrand, Method and device for Integrated Testing for an Analog-to-Digital Converter, 2002.

S. K. Sunter, N. Nagi, D. , and A. Bist, A simplified polynomial-fitting algorithm for, Proc. International Test Conference, pp.389-395, 1997.

F. Xu, A New Approach for the Nonlinearity Test of ADCs/DACs and its application for BIST, Proc. European Test Workshop, pp.34-39, 1999.