J. Gambino, F. Chen, J. Werner, R. Göttsche, A. Wörner et al., Copper interconnect technology for the 32nm node and beyond Proceeding of IEEE Custom Integrated Circuits Conference, CICC'09Crosstalk Noise in Future Digital CMOS Circuits, 0331, Design, Automation, and Test in Europe (DATE '01), pp.141-148, 2001.

. Kopcsay, A multiconductor transmission line methodology for global on-chip interconnect modelling and analysis, IEEE Trans. Adv. Packag, vol.27, issue.1, pp.71-78, 2004.

H. J. Veendrick, Short-circuit power dissipation of static CMOS circuitry and its impact on the design of buffer circuits SC-19 Interconnectpower dissipation in a microprocessor, Proc. Int. Workshop on System Level Interconnect Prediction, pp.468-473, 1984.

]. A. Farcy, M. Gallitre, V. Arnal, J. Torres, B. Fléchet et al., Figure 10 Impact of driver sizes on the maximal required section length in accordance with different XT constraints for a relaxed ½ pitch = 70 nm Evolution and challenges of interconnect technologies and performance, 2008.