SoC Yield Improvement - Using TMR Architectures for Manufacturing Defect Tolerance in Logic Cores - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles International Journal On Advances in Systems and Measurements Year : 2010
No file

Dates and versions

lirmm-00553567 , version 1 (07-01-2011)

Identifiers

  • HAL Id : lirmm-00553567 , version 1

Cite

Julien Vial, Arnaud Virazel, Alberto Bosio, Luigi Dilillo, Patrick Girard, et al.. SoC Yield Improvement - Using TMR Architectures for Manufacturing Defect Tolerance in Logic Cores. International Journal On Advances in Systems and Measurements, 2010, 3 (1/2), pp.1-10. ⟨lirmm-00553567⟩
64 View
0 Download

Share

Gmail Facebook X LinkedIn More