Y. Bo, W. Kaijie, and R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips, IEEE Transactions on CAD, vol.25, issue.10, pp.2287-2293, 2006.

Y. Bo, W. Kaijie, and R. Karri, Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard, Proc. ITC, pp.339-344, 2004.

D. Hély, F. Bancel, M. Flottes, and B. Rouzeyre, Securing Scan Control in Crypto Chips, Journal of Electronic Testing, vol.25, issue.10, pp.457-464, 2007.
DOI : 10.1007/s10836-007-5000-z

D. Hély, Scan Pattern Watermarking, 2006.

J. Lee, M. Tebranipoor, and J. Plusquellic, A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks, 24th IEEE VLSI Test Symposium, pp.93-99, 2006.
DOI : 10.1109/VTS.2006.7

S. Paul, R. S. Chakraborty, and S. Bhunia, VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips, 25th IEEE VLSI Test Symmposium (VTS'07), pp.455-460, 2007.
DOI : 10.1109/VTS.2007.89

D. Hely, F. Bancel, M. L. Flottes, and B. Rouzeyre, Test Control for Secure Scan Designs, European Test Symposium (ETS'05), pp.190-195
DOI : 10.1109/ETS.2005.36

URL : https://hal.archives-ouvertes.fr/lirmm-00106011

D. Hély, Testability of Secure ICs, PhD report University of Montpellier, vol.2, 2005.

D. Mukhopadhyay, S. Banerjee, D. Roychowdhury, and B. B. Bhattacharya, CryptoScan: A Secured Scan Chain Architecture, 14th Asian Test Symposium (ATS'05), pp.348-353
DOI : 10.1109/ATS.2005.42

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Hely, M. Flottes, F. Bancel, B. Rouzeyre, N. Berard et al., Scan design and secure chip [secure IC testing], Proceedings. 10th IEEE International On-Line Testing Symposium, pp.219-224, 2004.
DOI : 10.1109/OLT.2004.1319691

J. Lee, M. Tehranipoor, C. Patel, and J. Plusquellic, Securing Designs against Scan-Based Side-Channel Attacks, IEEE Transactions on Dependable and Secure Computing, vol.4, issue.4, pp.325-336
DOI : 10.1109/TDSC.2007.70215

G. Sengar, D. Mukhopadhyay, and D. R. Chowdhury, Secured Flipped Scan-Chain Model for Crypto-Architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.11, pp.2080-2084, 2007.
DOI : 10.1109/TCAD.2007.906483

M. Elm and H. Wunderlich, Scan Chain Organization for Embedded Diagnosis, Proc. DATE, pp.468-473, 2008.

H. Vranken, K. Goel, S. Glowatz, A. Schloeffel, J. Hapke et al., Fault detection and diagnosis with parity trees for space compaction of test responses, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.1095-1098, 2006.
DOI : 10.1145/1146909.1147185

C. Liu and Y. Huang, Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance, 25th IEEE VLSI Test Symmposium (VTS'07), pp.461-468, 2007.
DOI : 10.1109/VTS.2007.29

J. Rajski, Embedded deterministic test for low cost manufacturing test, Proceedings. International Test Conference, pp.301-310, 2002.
DOI : 10.1109/TEST.2002.1041773

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

S. Mitra and K. S. Kim, X-Compact: An Efficient Response Compaction Technique, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.23, issue.3, pp.421-432, 2004.
DOI : 10.1109/TCAD.2004.823341