Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson et al., Microarchitectural techniques for power gating of execution units, Proceedings of International Symposiumon Low Power Electronics and Design (ISLPED), 2004.

T. W. Andre, J. J. Nahas, C. K. Subramanian, B. J. Garni, H. S. Lin et al., A 4-mb 0.18-?m 1t-1mtj toggle mram with balanced three input sensing scheme and locally mirrored unidirectional write drivers, IEEE Journal of Solid State Circuits, vol.23, issue.1, pp.301-309, 2005.

W. C. Black and B. Das, Programmable logic using giant-magneto-resistance and spindependent tunneling devices, J. Appl. Phys, vol.87, issue.9, pp.6674-6679, 2000.

Y. Guillemenet, L. Torres, and G. Sassatelli, A Non-Volatile Run-Time FPGA structures using Thermally Assisted Switching MRAMs, Journal IET Computers and Digital Techniques, vol.4, issue.3, pp.211-226, 2010.
URL : https://hal.archives-ouvertes.fr/lirmm-00595008

Y. Lakys, W. Zhao, J. Klein, and C. Chappert, Low power, High Reliability Magnetic Flip-Flop, Electronics Letters, vol.46, issue.22, 2010.

N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai, Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs, IEEE Journal of Solid State Circuits, vol.44, issue.8, 2009.

K. Noda, K. Matsui, K. Takeda, and N. Nakamura, A loadless CMOS four-transistor SRAM cell in a 0.18-?m logic technology, IEEE Transactions on Electron Devices, vol.48, issue.12, pp.2851-2855, 2001.

M. Elbaraji, V. Javerliac, W. Guo, G. Prenat, and B. Dieny, Dynamic compact model of thermally assisted switching magnetic tunnel junctions, Journal of Applied Physics, vol.106, issue.12, p.123906, 2009.