Microarchitectural techniques for power gating of execution units, Proceedings of International Symposiumon Low Power Electronics and Design (ISLPED), 2004. ,
A 4-mb 0.18-?m 1t-1mtj toggle mram with balanced three input sensing scheme and locally mirrored unidirectional write drivers, IEEE Journal of Solid State Circuits, vol.23, issue.1, pp.301-309, 2005. ,
Programmable logic using giant-magneto-resistance and spindependent tunneling devices, J. Appl. Phys, vol.87, issue.9, pp.6674-6679, 2000. ,
A Non-Volatile Run-Time FPGA structures using Thermally Assisted Switching MRAMs, Journal IET Computers and Digital Techniques, vol.4, issue.3, pp.211-226, 2010. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00595008
Low power, High Reliability Magnetic Flip-Flop, Electronics Letters, vol.46, issue.22, 2010. ,
Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs, IEEE Journal of Solid State Circuits, vol.44, issue.8, 2009. ,
A loadless CMOS four-transistor SRAM cell in a 0.18-?m logic technology, IEEE Transactions on Electron Devices, vol.48, issue.12, pp.2851-2855, 2001. ,
Dynamic compact model of thermally assisted switching magnetic tunnel junctions, Journal of Applied Physics, vol.106, issue.12, p.123906, 2009. ,