Skip to Main content Skip to Navigation
Conference papers

Timing Issues for an Efficient Use of Concurrent Error Detection Codes

Abstract : This work reveals additional timing difficulties by which concurrent error detection (CED) schemes can experience to deal efficiently with transients. It shows previously-unknown error scenarios where short-duration single transient faults in logic circuits succeed in erroneously inverting stored results but CED schemes fail in detecting even single soft errors. The paper demonstrates that typical CED code-based schemes for protecting logic circuits are not as capable as they have been claimed, and so timing conditions are suggested for a more efficient use of them.
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download
Contributor : Rodrigo Possamai Bastos <>
Submitted on : Wednesday, September 28, 2011 - 3:45:27 PM
Last modification on : Tuesday, December 1, 2020 - 4:10:39 PM
Long-term archiving on: : Thursday, December 29, 2011 - 2:27:18 AM


Files produced by the author(s)




Rodrigo Possamai Bastos, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. Timing Issues for an Efficient Use of Concurrent Error Detection Codes. LATW: Latin American Test Workshop, Mar 2011, Porto de Galinhas, Brazil. pp.1-6, ⟨10.1109/LATW.2011.5985933⟩. ⟨lirmm-00627427⟩



Record views


Files downloads