Y. Bo, W. Kaijie, and R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips, IEEE Transactions on CAD, vol.25, issue.10, pp.2287-2293, 2006.

S. Paul, R. S. Chakraborty, and S. Bhunia, VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips, 25th IEEE VLSI Test Symmposium (VTS'07), pp.455-460, 2007.
DOI : 10.1109/VTS.2007.89

D. Hely, F. Bancel, M. L. Flottes, and B. Rouzeyre, Test Control for Secure Scan Designs, European Test Symposium (ETS'05), pp.190-195
DOI : 10.1109/ETS.2005.36

URL : https://hal.archives-ouvertes.fr/lirmm-00106011

C. Liu and Y. Huang, Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance, 25th IEEE VLSI Test Symmposium (VTS'07), pp.461-468, 2007.
DOI : 10.1109/VTS.2007.29