?. Une-partie-finale, très longue (d'autant plus longue que la trace s'agrandit), d'ILP très faible (voisin de 1), correspondant à l'enchaînement des appels/retours

?. Disposer-d, un processeur de degré superscalaire moyen et de techniques permettant d'atteindre le parallélisme très distant (plusieurs dizaines de milliers de cycles) pour répartir un gros stock d'instructions prêtes dans le temps et ainsi

R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi, Dynamically Allocating Processor Resources between Nearby and Distant ILP, pp.26-37, 2001.
DOI : 10.1145/384285.379249
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.115.5494

. Cristal, . Adrián, . Santana, J. Oliverio, M. Valero et al., Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization, vol.1, issue.4, pp.389-417, 2004.
DOI : 10.1145/1044823.1044825
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.3606

J. González and A. , González Data Value Speculation in Superscalar Processors Microprocessors and Microsystems, pp.293-301, 1998.

B. Goossens and P. Langlois, David Parello et Éric Petit Validated performance analysis of accurate summation algorithms SCAN, 2010.

P. Norman and D. W. Jouppi, Wall Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines ASPLOS-III, pp.272-282, 1989.

M. S. Lam and R. P. , Wilson Limits of Control Flow on Parallelism ISCA'92, pp.46-57, 1992.

A. Nicolau and J. A. , Fisher Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE Trans. on Comp, vol.33, issue.11, pp.968-976, 1984.

G. S. Tjaden and M. Flynn, Detection and Parallel Execution of, Independent Instructions IEEE Trans. on Comp, vol.19, issue.10, pp.889-895, 1970.

W. David, Wall Limits of Instruction-Level Parallelism WRL Technical Note TN-15, 1990.

W. David, Wall Limits of Instruction-Level Parallelism WRL Research