M. Nicolaidis, Time redundancy based soft-error tolerance to rescue nanometer technologies, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), pp.86-94, 1999.
DOI : 10.1109/VTEST.1999.766651
URL : https://hal.archives-ouvertes.fr/hal-00013764

Y. Sasaki, K. Namba, and H. Ito, Circuit and Latch Capable of Masking Soft Errors with Schmitt Trigger, Journal of Electronic Testing, vol.1, issue.2, pp.1-3, 2008.
DOI : 10.1007/s10836-007-5034-2

M. M. Kermani and A. Reyhani-masoleh, Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.572-580, 2006.
DOI : 10.1109/DFT.2006.50

C. Yen and B. Wu, Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard, IEEE Transactions on Computers, vol.55, issue.6, pp.720-731, 2006.

C. Lisboa and L. Carro, XOR-Based Low Cost Checkers for Combinational Logic, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, pp.281-289, 2008.
DOI : 10.1109/DFT.2008.35

V. Maingot and R. Leveugle, Influence of error detecting or correcting codes on the sensitivity to DPA of an AES S-box, 2009 3rd International Conference on Signals, Circuits and Systems (SCS), pp.1-5, 2009.
DOI : 10.1109/ICSCS.2009.5412600
URL : https://hal.archives-ouvertes.fr/hal-00469823

R. P. Bastos, Timing issues for an efficient use of concurrent error detection codes, 2011 12th Latin American Test Workshop (LATW), 2011.
DOI : 10.1109/LATW.2011.5985933
URL : https://hal.archives-ouvertes.fr/lirmm-00627427