B. Yang, K. Wu, and R. Karri, Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard, Proceedings IEEE International Test Conference (ITC), 2004.

B. Yang, K. Wu, and R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips, Proceedings ACM/IEEE Design Automation Conference (DAC), pp.135-140, 2005.

G. Sengar, D. Mukhopadhayay, and D. Chowdhury, An Efficient Approach to Develop Secure Scan Tree for Crypto-Hardware, 15th International Conference on Advanced Computing and Communications

M. Inoue, T. Yoneda, M. Hasegawa, and H. Fujiwara, Partial Scan Approach for Secret Information Protection, European Test Symposium, pp.143-148, 2009.

R. Nara, K. Satoh, M. Yanagisawa, T. Ohtsuki, and N. Togawa, ScanBased Side-Channel Attack Against RSA Cryptosystems Using Scan Signatures, IEICE Transaction Fundamentals, issue.12, 2010.

L. Wang,

H. Furukawa, . Fei-sheng, and . Hsu,

K. S. Abdel-hafez and . Shianling-wu, VirtualScan: a new compressed scan technology for test cost reduction, Proceedings. ITC 2004. International, pp.26-28, 2004.

J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, Embedded deterministic test. ComputerAided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.23, issue.5, pp.776-792, 2004.

M. S. Kee-sup and . Kim, X-compact: an efficient response compaction technique for test cost reduction, Proc. ITC, pp.311-320, 2002.

C. Liu and Y. Huang, Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance. 25th IEEE VLSI Test Symposium (VTS), 2007.

R. Nara, N. Togawa, M. Yanagisawa, and T. Ohtsuki, Scan-Based Attack against Elliptic Curve Cryptosystems, Asia South-Pacific Design Automatic Conference, p.2010

Y. Liu, K. Wu, and R. Karri, Scan-based Attacks on Linear Feedback Shift Register Based Stream Ciphers, ACM Transactions on Design Automation of Electronic Systems, 2011.

A. Das, M. Knezevic, S. Seys, and I. Verbauwhede, Challenge-response based secure test wrapper for testing cryptographic circuits, IEEE European Test Symposium, 2011.

D. Hély, M. Flottes, F. Bancel, B. Rouzeyre, N. Berard et al., Scan Design and Secure Chip, 10th IEEE International On-Line Testing Symposium (IOLTS'04)

D. Hély, F. Bancel, M. Flottes, and B. Rouzeyre, Test Control for Secure Scan Designs, European Test Symposium (ETS'05)

J. Da-rolt, G. D. Natale, M. Flottes, and B. Rouzeyre, New security threats against chips containing scan chain structures. Hardware Oriented Security and Trust (HOST), 2011.
URL : https://hal.archives-ouvertes.fr/lirmm-00599690

J. Da-rolt, G. D. Natale, M. Flottes, and B. Rouzeyre, Scan attacks and countermeasures in presence of scan response compactors, 16th IEEE European Test Symposium (ETS), p.2011
URL : https://hal.archives-ouvertes.fr/lirmm-00647062

A. Menezes, P. Van-oorschot, and S. Vanstone, Chapter 14. Efficient Implementations. Handbook of Applied Cryptography, 1996.

, Gezel Hardware/Software Codesign Environment