R. Nara, N. Togawa, M. Yanagisawa, and T. Ohtsuki, Scan-based attack against elliptic curve cryptosystems, 15th Asia and South Pacific Design Automation Conference, 2010.

C. Liu and Y. Huang, Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance, 25th IEEE VLSI Test Symmposium (VTS'07), pp.461-468, 2007.
DOI : 10.1109/VTS.2007.29

O. Kömmerling and M. G. Kuhn, Design Principles for Tamper- Resistant Smartcard Processors, USENIX Workshop on Smartcard Technology, 1999. [5] Common Criteria for Smart Cards

J. Da-rolt, A. Das, G. Di-natale, M. Flottes, B. Rouzeyre et al., A New Scan Attack on RSA in Presence of Industrial Countermeasures, COSADE Lecture Notes in Computer Science, vol.2012, issue.7275, pp.89-104, 2012.
DOI : 10.1007/978-3-642-29912-4_8
URL : https://hal.archives-ouvertes.fr/lirmm-00719986

B. Yang, K. Wu, and R. Karri, Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard, International Test Conference, 2004.

B. Yang, K. Wu, and R. Karri, Secure scan, Proceedings of the 42nd annual conference on Design automation , DAC '05, 2006.
DOI : 10.1145/1065579.1065617

J. Da-rolt, G. Di-natale, M. Flottes, and B. Rouzeyre, Are advanced DfT structures sufficient for preventing scan-attacks?, 2012 IEEE 30th VLSI Test Symposium (VTS), pp.246-251, 2011.
DOI : 10.1109/VTS.2012.6231061
URL : https://hal.archives-ouvertes.fr/lirmm-00694536

Y. Liu, K. Wu, and R. Karri, Scan-based attacks on linear feedback shift register based stream ciphers, ACM Transactions on Design Automation of Electronic Systems, vol.16, issue.2, 2011.
DOI : 10.1145/1929943.1929952

R. Nara, K. Satoh, M. Yanagisawa, T. Ohtsuki, and N. Togawa, Scan-Based Side-Channel Attack against RSA Cryptosystems Using Scan Signatures, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol.93, issue.12, 2010.
DOI : 10.1587/transfun.E93.A.2481

A. Das, M. Knezevic, S. Seys, and I. Verbauwhede, Challengeresponse based secure test wrapper for testing cryptographic circuits Test Symposium, 2011.

D. Hely, F. Bancel, M. L. Flottes, and B. Rouzeyre, Secure Scan Techniques: A Comparison, 12th IEEE International On-Line Testing Symposium (IOLTS'06), pp.190-195, 2005.
DOI : 10.1109/IOLTS.2006.55
URL : https://hal.archives-ouvertes.fr/lirmm-00102857

D. Hankerson, A. Menezes, and S. Vanstone, Guide to Elliptic Curve Cryptography, p.262

P. Montgomery, Speeding the Pollard and elliptic curve methods of factorization, Mathematics of Computation, vol.48, issue.177, pp.243-264, 1987.
DOI : 10.1090/S0025-5718-1987-0866113-7

H. Cohen, A. Miyaji, and T. Ono, Efficient Elliptic Curve Exponentiation Using Mixed Coordinates, 1998.
DOI : 10.1007/3-540-49649-1_6

J. Bernstein, D. Lange, and T. , Analysis and optimization of elliptic-curve single-scalar multiplication, Mathematics Subject Classification, 2000.
DOI : 10.1090/conm/461/08979

S. Mitra and K. Kim, X-compact: an efficient response compaction technique for test cost reduction, Proceedings. International Test Conference, pp.311-320, 2002.
DOI : 10.1109/TEST.2002.1041774

G. Sengar, D. Mukhopadhayay, and D. R. Chowdhury, An Efficient Approach to Develop Secure Scan Tree for Crypto-Hardware, 15th International Conference on Advanced Computing and Communications (ADCOM 2007), 2007.
DOI : 10.1109/ADCOM.2007.110

M. Inoue, T. Yoneda, M. Hasegawa, and H. Fujiwara, Partial Scan Approach for Secret Information Protection, 2009 14th IEEE European Test Symposium, pp.143-148, 2009.
DOI : 10.1109/ETS.2009.15