P. Kocher, J. Jaffe, and B. Jun, Differential power analysis, CRYPTO 1999, vol.1666, pp.388-397, 1999.

K. Tiri, M. Akmal, and I. Verbauwhede, A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards, Proceedings of 28th European Solid-State Circuits Conf. ESSCIRC 2002, 2002.

K. Tiri and I. Verbauwhede, A Logic Level design methodology for a secure DPA resistant ASIC or FPGA implementation, Proceedings of DATE 2004, pp.246-251, 2004.

V. Lomne, P. Maurine, L. Torres, and M. Robert, Evaluation on FPGA of Triple Rail Logic Robustness against DPA and DEMA, pp.634-639, 2009.
URL : https://hal.archives-ouvertes.fr/lirmm-00372847

F. Standaert, G. Rouvroy, and J. Quisquater, FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks, 2006.

J. Coron and L. Goubin, On Boolean and Arithmetic Masking against Differential Power Analysis, CHES 2000, vol.1965, pp.231-237, 2000.

C. Clavier, J. Coron, and N. Dabbous, Differential Power Analysis in the Presence of Hardware Countermeasures, CHES 2000, vol.1965, pp.252-263, 2000.

M. Akkar, R. Bévan, P. Dischamp, and D. Moyart, Power analysis, what is now possible, ASIACRYPT 2000, vol.1976, pp.489-502, 2000.

D. Suzuki, M. Saeki, and T. Ichikawa, DPA Leakage Models for CMOS Logic Circuits, CHES 2005, vol.3659, pp.366-382, 2005.

, Data Encryption Standard. Federal Information Processing Standards Publication, vol.46, 1977.

E. Brier, C. Clavier, and F. Olivier, Correlation Power Analysis with a Leakage Model, CHES 2004, vol.3156, pp.16-29, 2004.

B. Gierlichs, L. Batina, P. Tuyls, and B. Preneel, Mutual information analysis, CHES 2008, vol.5154, pp.426-442, 2008.