B. Yang-;-kaijie, . Wu, and R. Karri, Secure Scan: A Design-for-Test Architecture for Crypto Chips Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.25, issue.10, pp.2287-2293, 2006.

B. Yang-;-kaijie, R. Wu, and . Karri, Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard, Test Conference Proceedings. ITC 2004. International, pp.339-344, 2004.

Y. Wu and P. Macdonald, Testing ASICs with multiple identical cores Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.22, issue.3, pp.327-336, 2003.

K. J. Balakrishnan, G. Giles, and J. Wingfield, Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor, IEEE Design & Test of Computers, vol.26, issue.1, pp.52-59, 2009.
DOI : 10.1109/MDT.2009.17

F. Poehl, M. Beck, R. Arnold, J. Rzeha, T. Rabenalt et al., On-chip evaluation, compensation and storage of scan diagnosis data, IET Computers & Digital Techniques, vol.1, issue.3, pp.207-212, 2007.
DOI : 10.1049/iet-cdt:20060129

G. Chiu, J. C. Li, and -. , A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.20, issue.1, pp.126-134, 2012.

K. Rosenfeld and R. Karri, Attacks and Defenses for JTAG, IEEE Design & Test of Computers, vol.27, issue.1, pp.36-47, 2010.
DOI : 10.1109/MDT.2010.9

C. J. Clark, Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments Hardware-Oriented Security and Trust (HOST), IEEE International Symposium on, pp.19-24, 2010.

D. Hely, M. Flottes, F. Bancel, B. Rouzeyre, N. Berard et al., Scan design and secure chip [secure IC testing], Proceedings. 10th IEEE International On-Line Testing Symposium, pp.219-224, 2004.
DOI : 10.1109/OLT.2004.1319691

G. Sengar, D. Mukhopadhyay, and D. R. Chowdhury, Secured Flipped Scan-Chain Model for Crypto-Architecture Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.26, issue.11, pp.2080-2084, 2007.

H. Fujiwara and M. E. Obien, Secure and testable scan design using extended de Bruijn graphs, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), pp.413-418, 2010.
DOI : 10.1109/ASPDAC.2010.5419845

J. Da-rolt, G. Di-natale, M. Flottes, and B. Rouzeyre, New security threats against chips containing scan chain structures Hardware-Oriented Security and Trust (HOST), IEEE International Symposium on, pp.110-115, 2011.

C. Liu and Y. Huang, Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance, 25th IEEE VLSI Test Symmposium (VTS'07), pp.461-468, 2007.
DOI : 10.1109/VTS.2007.29

C. Paul, J. Kocher, B. Jaffe, and . Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology (CRYPTO '99), pp.388-397, 1999.

A. Moradi, T. Eisenbarth, A. Poschmann, C. Rolfes, C. Paar et al., Information Leakage of Flip- Flops in DPA-Resistant Logic Styles, Cryptology ePrint Archive, 2008.

P. Barreto and V. Rijmen, The Khazad legacy-level block cipher, pp.13-14, 2000.

J. H. Patel, S. S. Lumetta, and S. M. Reddy, Application of Saluja-Karpovsky compactors to test responses with many unknowns, Proceedings. 21st VLSI Test Symposium, 2003., pp.107-112, 2003.
DOI : 10.1109/VTEST.2003.1197640

A. Bosio and G. Di-natale, LIFTING: A Flexible Open-Source Fault Simulator, 2008 17th Asian Test Symposium, pp.35-40, 2008.
DOI : 10.1109/ATS.2008.17
URL : https://hal.archives-ouvertes.fr/lirmm-00343610