C. L. Su, C. W. Tsai, C. W. Wu, C. C. Hung, Y. S. Chen et al., Testing MRAM for Write Disturbance Fault, 2006 IEEE International Test Conference, pp.277-288, 2006.
DOI : 10.1109/TEST.2006.297702

C. L. Su, R. F. Huang, and C. W. Wu, MRAM Defect Analysis and Fault Modeling, IEEE International Test Conf, pp.124-133, 2004.

J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard et al., Impact of resistive-open defects on the heat current of TAS-MRAM architectures, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.532-537, 2012.
DOI : 10.1109/DATE.2012.6176526
URL : https://hal.archives-ouvertes.fr/lirmm-00689024

J. Azevedo, A. Virazel, A. Bosio, L. Dilillo, P. Girard et al., Coupling-based resistive-open defects in TAS-MRAM architectures, 2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012.
DOI : 10.1109/ETS.2012.6233034
URL : https://hal.archives-ouvertes.fr/lirmm-00806793

P. Engelke, I. Polian, M. Renovell, and B. Becker, Simulating Resistive-Bridging and Stuck-At Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, issue.10, pp.2181-2192, 2006.
DOI : 10.1109/TCAD.2006.871626
URL : https://hal.archives-ouvertes.fr/lirmm-00269611

S. Khursheed, U. Ingelsson, P. Rosinger, B. M. Hashimi, and P. Harrod, Bridging Fault Test Method With Adaptive Power Management Awareness, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.6, pp.1117-1127, 2008.
DOI : 10.1109/TCAD.2008.923247

D. D. Tang and Y. J. Lee, Magnetic Memory ? Fundamentals and Technology, 2010.
DOI : 10.1017/cbo9780511676208

C. Tannous and J. Gieraltowski, The Stoner???Wohlfarth model of ferromagnetism, European Journal of Physics, vol.29, issue.3, p.475, 2008.
DOI : 10.1088/0143-0807/29/3/008

T. M. Maffitt, Design considerations for MRAM, IBM Journal of Research and Development, vol.50, issue.1, pp.25-39, 2006.
DOI : 10.1147/rd.501.0025

M. Baraji, Dynamic compact model of thermally assisted switching magnetic tunnel junctions, Journal of Applied Physics, vol.106, issue.12, 2009.
DOI : 10.1063/1.3259373

W. Guo, Compact Modeling of Magnetic Tunnel Junctions and Design of Hybrid CMOS/Magnetic Integrated Circuits, 2010.

J. Slonczewski, Current-driven excitation of magnetic multilayers, Journal of Magnetism and Magnetic Materials, vol.159, issue.1-2, pp.1-7, 1996.
DOI : 10.1016/0304-8853(96)00062-5

A. J. Van-de-goor and Z. , Functional memory faults: a formal notation and a taxonomy, Proceedings 18th IEEE VLSI Test Symposium, pp.281-286, 2000.
DOI : 10.1109/VTEST.2000.843856