A theory of timed automata, Theoretical Computer Science, vol.126, issue.2, pp.183-235, 1994. ,
DOI : 10.1016/0304-3975(94)90010-8
UppaaL Implementation Secrets, Proc. of the 7th Int. Symp. on Formal Techniques in Real-Time and Fault-Tolerant Systems, pp.3-22, 2002. ,
DOI : 10.1007/3-540-45739-9_1
Reducing Memory Usage in Symbolic State-Space Exploration for Timed Systems, 2001. ,
« Automated Analysis of an Audio Control Protocol Using UPPAAL, Journal of Logic and Algebraic Programming, pp.52-53, 2002. ,
Partial order reductions for timed systems, Proceedings, Ninth International Conference on Concurrency Theory, pp.485-500, 1998. ,
DOI : 10.1007/BFb0055643
Model checking of real-time reachability properties using abstractions, Tools and Algorithms for the Construction and Analysis of Systems TACAS'98, number 1384, 1998. ,
DOI : 10.1007/BFb0054180
Reducing the number of clock variables of timed automata, 17th IEEE Real-Time Systems Symposium, 1996. ,
DOI : 10.1109/REAL.1996.563702
Validation temporelle de réseaux embarqués critiques et fi ables pour l'automobile, 2004. ,
Symbolic model checking for real-time systems, [1992] Proceedings of the Seventh Annual IEEE Symposium on Logic in Computer Science, pp.193-244, 1994. ,
DOI : 10.1109/LICS.1992.185551
« The Time-Triggered Architecture, Proc. of the First International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC '98), 1998. ,
Compositional State Space Generation with Partial Order Reductions for Asynchronous Communicating Systems, TACAS '00 : Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems, pp.266-282, 2000. ,
DOI : 10.1007/3-540-46419-0_19
« Compact Data Structures and State-Space Reduction for Model-Checking Real-Time Systems, Time Syst, vol.25, pp.2-3, 2003. ,
« Effi cient Verifi cation of Real-Time Systems : Compact Data Structure and State-Space Reduction, Proc. of the 18th ICCC Real Time Systems Symposiums (RTSS'97), pp.14-24, 1997. ,
Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152, 1997. ,
DOI : 10.1007/s100090050010
« Formal Design and Analysis of a Gearbox Controller, Springer International Journal of Software Tools for Technology Transfer (STTT), pp.353-368, 2001. ,
Vérifi cation des propriétés temporelles des programmes parallèles, 1998. ,
Partial Order Reduction for Verifi cation of Timed Systems, 1999. ,
Structure and Hierarchy in Real-Time Systems, BRICS PhD school, 2002. ,
« Formal Verifi cation for Time-Triggered Clock Synchronization, Dependable Computing for Critical Applications 7 of Dependable Computing and Fault-Tolerant Systems, pp.207-226, 1999. ,
Des bisimulations pour la sémantique des systèmes réactifs, 1993. ,
On Combining the Persistent Sets Method with the Covering Steps Graph Method, Proceedings of the 22nd IFIP WG 6.1 International Conference Houston on Formal Techniques for Networked and Distributed Systems, pp.344-359, 2002. ,
DOI : 10.1007/3-540-36135-9_22
Analysis of Timed Systems Using Time-Abstracting Bisimulations », Formal Methods in Systems Design, pp.25-68, 2001. ,
High-Level Specification Document -edition 1.4.3, 2003. ,
« Partial-Order Methods for Temporal Verifi cation, CONCUR '93 : Proceedings of the 4th International Conference on Concurrency Theory, pp.233-246, 1993. ,