T. Austin and G. S. Sohi, Dynamic dependency analysis of ordinary programs, Isca, pp.342-351, 1992.

R. Balasubramonian, S. Dwarkadas, and D. H. Albonesi, Dynamically allocating processor resources between nearby and distant ilp, Isca, pp.26-37, 2001.
DOI : 10.1145/384285.379249

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.115.5494

A. Cristal, O. Santana, M. Valero, and J. Martínez, Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization, vol.1, issue.4, pp.389-417, 2004.
DOI : 10.1145/1044823.1044825

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.3606

B. Fahs, T. Rafacz, S. J. Patel, and S. S. Lumetta, Continuous optimization, 32nd International Symposium on Computer Architecture (ISCA'05), pp.86-97, 2005.
DOI : 10.1109/ISCA.2005.19

J. González and A. González, Data value speculation in superscalar processors, Microprocessors and Microsystems, vol.22, issue.6, pp.293-301, 1998.
DOI : 10.1016/S0141-9331(98)00086-6

B. Goossens, P. Langlois, D. Parello, and E. Petit, PerPI: A Tool to Measure Instruction Level Parallelism, pp.270-281, 2012.
DOI : 10.1137/050645671

URL : https://hal.archives-ouvertes.fr/lirmm-01349703

N. P. Jouppi and D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Asplos, pp.272-282, 1989.

M. Lam and R. Wilson, Limits of control flow on parallelism, Isca, pp.46-57, 1992.

C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser et al., Pin: building customized program analysis tools with dynamic instrumentation, Pldi '05: Proceedings of the 2005 acm sigplan conference on programming language design and implementation, pp.190-200, 2005.

J. Mak, Facilitating program parallelisation: a profiling-based approach. Rapport technique n o UCAM-CL-TR-796, 2011.

A. Nicolau and J. A. Fisher, Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE Transactions on Computers, vol.33, issue.11, pp.968-976, 1984.
DOI : 10.1109/TC.1984.1676371

M. A. Postiff, D. A. Greene, G. S. Tyson, and T. N. Mudge, The limits of instruction level parallelism in SPEC95 applications, Interact-3, workshop on interaction between compilers and computer architecture, 1998.
DOI : 10.1145/309758.309771

D. Stefanovi and M. Martonosi, Limits and Graph Structure of Available Instruction-Level Parallelism, pp.1018-1022, 2000.
DOI : 10.1007/3-540-44520-X_144

G. S. Tjaden and M. Flynn, Detection and Parallel Execution of Independent Instructions, IEEE Transactions on Computers, vol.19, issue.10, pp.889-895, 1970.
DOI : 10.1109/T-C.1970.222795

D. W. Wall, Limits of instruction-level parallelism. technical note TN-15, 1990.

D. W. Wall, Limits of instruction-level parallelism, 1993.

B. Goossens-est-professeur-À-l-'université-de-perpignan, Il est responsable de l'axe "Performance des calculs" au sein de l'équipe DALI qui est une équipe-projet du LIRMM. Ses travaux de recherche concernent la micro-architecture des processeurs

A. El-moussaoui and . Ke, Chen sont doctorants à l'université de Perpignan. Ils effectuent leur travail de thèse sous la co-direction de B

. La-thèse-d, Ali porte sur la simulation et la mesure d'ILP