

# **Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices"**

Patrick Girard, Xiaoqing Wen, Nicola Nicolici

### **To cite this version:**

Patrick Girard, Xiaoqing Wen, Nicola Nicolici. Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices". ITC'2009: International Test Conference, Nov 2009, Austin, Texas, United States. limm-00820646

## **HAL Id: lirmm-00820646 <https://hal-lirmm.ccsd.cnrs.fr/lirmm-00820646v1>**

Submitted on 6 May 2013

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## **Full-day tutorial on Power-Aware Testing and Test Strategies for Low Power Devices**

**Patrick GIRARD** *LIRMM / CNRS France*

**Nicola NICOLICI** *McMaster University Canada*

**Xiaoqing WEN** *Kyushu Institute of Technology Japan*







#### **Motivation and Objectives**

### **Power Impact on Test**

- Power constraints have severe impact on test
- Implications to test and DfT engineers / test tool developers :
	- ̇ Reduce power consumption also in test mode
	- ̇ Dedicated test strategies for low-power devices are needed
- **Objectives of this tutorial:**
	- ̇ Learning more about the impact of power during test
	- **How to alleviate test power issues**
	- ̇ How low-power devices and power management structures can be tested safely







#### **1. Introduction**

**Many industrial experiences reported in the literature**

[ITC 2003] : Texas Inst. & Siemens AG ASIC (arithmetic) with Scan, 1M gates, 300kbits SRAM

*Toggle activity under functional mode : 15%-20% Toggle activity under test mode : 35%-40%*

[ITC 2008] : Freescale

*Power under test mode up to 3.8X power during functional mode*

And many other experiences …



#### **1. Introduction**

#### **Many reasons (ii)**

#### • **Typical power management schemes are disabled during testing**

- ̇ Clock gating is turned off to improve observability of internal nodes
- ̇ Dynamic frequency scaling is turned off because:
	- $\checkmark$  The system clock is bypassed, or
	- $\checkmark$  The PLL suffers from a relocking time overhead during which no meaningful test can be conducted
- ̇ Dynamic voltage scaling is usually avoided due to time constant in stabilizing supply voltage







### **2. Power Issues during Test**

**Chapter 2**

### **Power Issues during Test**

#### **2. Power Issues during Test**

## **2.1 Power and Energy Basics**

- Static Leakage Power
	- ̇ Power consumed when the circuit is idle
	- ̇ The static power dissipation of a circuit is given by

$$
P_{\text{stat}} = \sum_{i=1}^{n} I_{\text{stat}_i} \cdot V_{DD}
$$

where  $I_{stat}$  is the current that flows between the supply rails in the absence of switching activity and i is the index of a gate in a circuit consisting of n gates.

































#### **2. Power Issues during Test**

### **2.7 Test Power Metrics and Estimation**

- Instantaneous Power:
	- ̇ Power consumed at any given instant during test
- Peak Power:
	- ̇ Highest value of instantaneous power measured during test
	- **•**  $P_{\text{Peak}}$  = max<sub>k</sub>  $P_{\text{inst}}(V_k)$  = max<sub>k</sub> ( $E_{\text{VK}} / t_{\text{small}}$ )
	- ̇ Determines the thermal and electrical limits of components and the system packaging requirements
- Weighted Switching Activity (WSA):
	- **WSA**<sub>i</sub> =  $F_i$ . S<sub>i</sub> where  $F_i$  is the fanout at node i and S<sub>i</sub> is the switching activity factor (ave. # of transitions during a time interval)
	- ̇ Often used as a metric for test power evaluation



### **2.7 Test Power Metrics and Estimation**

- Impact of the various metrics:
	- **The switching activity factor (s**<sub>i</sub>) affects  $E_{\text{Total}}$ ,  $P_{\text{average}}$  and  $P_{\text{peak}}$
	- $\blacksquare$  Clock frequency during test affects  $\mathsf{P}_{\mathsf{average}}$  and  $\mathsf{P}_{\mathsf{peak}}$
	- $\blacksquare$  Test length affects  $E_{\text{Total}}$
- Static power dissipation:
	- $\blacktriangleright$  For a given technology, depends only on input patterns and T°
	- ̇ Static power dissipation is not a concern, except during during  $I_{DDQ}$  testing (reduced sensitivity) and during Burn-In test (can result in thermal runaway condition and yield loss)





























### **3.2 Low-Power Test Compaction**

### **Content**

- | **Low-Shift-Power Static Dynamic Compaction**
- ~ **Low-Capture Static Compaction**







































### **3.4 Low-Power Test Ordering**

### **Content**

| **Internal-Transition-Based Ordering**

~ **Inter-Vector-Hamming-Distance-Based Ordering**










## **4. Power-Aware Design-for-Test**

**Chapter 4**

# **Power-Aware Design-for-Test**

## **4. Power-Aware Design-for-Test**

## **4.1 Overview of Power-Aware DFT**

- Low-power scan cells
- Scan path organization
- Partitioning for low power





































**5. Power-Aware BIST and Test Data Compression**

**Chapter 5**

**Power-Aware BIST and Test Data Compression**

## **5. Power-Aware BIST and Test Data Compression**

## **5.1 Overview of power-aware BIST and compression**

- Coding-based compression methods
- LFSR-decompression-based compression methods
- Low-power BIST techniques









































































## **7. Low-Power Design Techniques and Test Implications**

## **7.1 LPD Trends - Power Gating**

• Adopted in regular structures (data paths) where the gating transistor can be easily shared

• Power gating cells usually cost 10% area overhead and about 2% performance degradation

• Power-on and power-down sequences can be extremely complex to design and verify

• Careful sizing of gating transistors (wide enough to sustain worstcase switching condition)

• Impact on the design flow may be high

#### **7. Low-Power Design Techniques and Test Implications**

## **7.2 Power Specification Formats**

• Need of specifying properties of a circuit block wrt power dissipation during design, verification and implementation

• Interpreted by designers and design automation tools

• To achieve a unified and efficient design flow, various EDA tools need to use a common language

̇ *Common Power Format* (CPF) created by Cadence

̇ *Unified Power Format* (UPF) supported Synopsys, Mentor and Magma and standardized by IEEE (P1801 std. working group)

- 90% same concepts, but different syntaxes
- Both formats are based on the *Tool Control Language* (TCL) embedded in most EDA tools





#### **7. Low-Power Design Techniques and Test Implications**

## **7.3 Implications to Test Requirement and Cost**

• Reduce (even more) test power by using the PM infrastructure and/or applying the previous dedicated solutions (chapters 3 to 6)

- Preserve the functionality of the test infrastructure
- Test the power management (PM) structures
- Consider the influence of LPD on test conditions
- Provide high quality delay fault coverage

#### **And still target:**

High fault coverage, short test application time, small test data volume, low area overhead, etc ... while making test power dissipation (dynamic and leakage) comparable to functional power



## **7.3 Implications Duse of PM infrastructure**

- Existing solutions
	- ̇ ATPG and DfT for multi-voltage designs (addressed in Chapter 8)
	- ̇ ATPG and DfT for gated clock designs (addressed in Chapter 9)





## **7. Low-Power Design Techniques and Test Implications**

## **7.3 Implications DPreserving Test Functionality**

#### **Main Challenge**

• Test infrastructures like scan chain or TAM may cross several power domains and can be broken if some of these domains are temporarily powered-down for low-power constraints

**Specific test control strategies and extra DfT insertion are required for preserving functionality of the test infrastructure !**

• Similar challenges exist for gated clock designs (addressed in Chapter 9)



*(M. Hirech, Synopsys, DATE 2008)* 












## **8. Test Strategies for Multi-Voltage Designs**

## **8.1 Test for Multi-Voltage (MV) Design**

• Multi-Voltage design

̇ Use dedicated multiple power supplies on chip, or adaptive voltage scaling circuitry consisting of DC-DC converters and voltage controlled oscillators.

- MV design and Test
	- **Some manufacturing defects have Vdd-dependency**
	- **.** Impact on defect coverage
	- ̇ Testing at all Vdd settings is costly !!
	- ̇ Multi-Vdd Test determines the minimum number of voltage settings to ensure the highest level of defect coverage

















*(V.R. Devanathan et. al., ITC 2007)* 



**9. Test Strategies for Gated Clock Designs**

**Chapter 9**

**Test Strategies for Gated Clock Designs**















































































### **Summary and Conclusions**

## **Summary and Conclusions**

### **Summary and Conclusions**

• Reliability, test throughput and manufacturing yield may be affected by excessive test power

• Therefore, lowering test power has been and is still a focus of intense research and development

- Following points have been surveyed:
	- ̇ Test power parameters and contributors
	- ̇ Problems induced by an increased test power

̇ Structural and algorithmic solutions for low power test along with their impacts on parameters such as fault coverage, test time, area overhead, circuit performance penalty, and design flow modification

̇ Test implications of low power design and emerging test strategies for low-power devices

## **Summary and Conclusions**

• Past work explored primarily four directions:

**ATPG-based low power test approaches are not intrusive; they** are pattern dependent and may incur additional computational cost in the design flow.

̇ DFT-based low power test approaches change the scan infrastructure; can be pattern independent and hence can guarantee power reduction in a certain range.

̇ Low power test data compression techniques combines reduction of test data volume and test application time with power consumption during test

̇ System-level low power test considerations can be combined with any of the above and improve test concurrency.

- Future work will be mainly on:
	- **Exercise 1 Test strategies for low power designs**

# THANK YOU!

And let us make testing "*cool*".