

Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices"

Patrick Girard, Xiaoqing Wen, Nicola Nicolici

▶ To cite this version:

Patrick Girard, Xiaoqing Wen, Nicola Nicolici. Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices". ITC'2009: International Test Conference, Nov 2009, Austin, Texas, United States. lirmm-00820646

HAL Id: lirmm-00820646 https://hal-lirmm.ccsd.cnrs.fr/lirmm-00820646v1

Submitted on 6 May 2013 $\,$

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Full-day tutorial on Power-Aware Testing and Test Strategies for Low Power Devices

Patrick GIRARD LIRMM / CNRS France

Nicola NICOLICI McMaster University Canada

Xiaoqing WEN Kyushu Institute of Technology Japan







Motivation and Objectives

Power Impact on Test

- Power constraints have severe impact on test
- Implications to test and DfT engineers / test tool developers :
 - Reduce power consumption also in test mode
 - Dedicated test strategies for low-power devices are needed
- Objectives of this tutorial:
 - Learning more about the impact of power during test
 - How to alleviate test power issues
 - How low-power devices and power management structures can be tested safely







1. Introduction

Many industrial experiences reported in the literature

[ITC 2003] : Texas Inst. & Siemens AG ASIC (arithmetic) with Scan, 1M gates, 300kbits SRAM

Toggle activity under functional mode : 15%-20% Toggle activity under test mode : 35%-40%

[ITC 2008] : Freescale

Power under test mode up to 3.8X power during functional mode

And many other experiences ...



1. Introduction

Many reasons (ii)

• Typical power management schemes are disabled during testing

- Clock gating is turned off to improve observability of internal nodes
- Dynamic frequency scaling is turned off because:
 - ✓ The system clock is bypassed, or
 - ✓ The PLL suffers from a relocking time overhead during which no meaningful test can be conducted
- Dynamic voltage scaling is usually avoided due to time constant in stabilizing supply voltage







2. Power Issues during Test

Chapter 2

Power Issues during Test

2. Power Issues during Test

2.1 Power and Energy Basics

- Static Leakage Power
 - Power consumed when the circuit is idle
 - The static power dissipation of a circuit is given by

$$P_{stat} = \sum_{i=1}^{n} I_{stat_i} \cdot V_{DD}$$

where ${\rm I}_{\rm stat}$ is the current that flows between the supply rails in the absence of switching activity and i is the index of a gate in a circuit consisting of n gates.



























<section-header><section-header><section-header><list-item><list-item><list-item><list-item>





2. Power Issues during Test

2.7 Test Power Metrics and Estimation

- Instantaneous Power:
 - Power consumed at any given instant during test
- · Peak Power:
 - Highest value of instantaneous power measured during test
 - $P_{Peak} = max_k P_{inst}(V_k) = max_k (E_{Vk} / t_{small})$
 - Determines the thermal and electrical limits of components and the system packaging requirements
- Weighted Switching Activity (WSA):
 - WSA_i = F_i . S_i where F_i is the fanout at node i and S_i is the switching activity factor (ave. # of transitions during a time interval)
 - Often used as a metric for test power evaluation

2. Power Issues during Test

2.7 Test Power Metrics and Estimation

- Impact of the various metrics:
 - The switching activity factor (s_i) affects E_{Total}, P_{average} and P_{peak}
 - Clock frequency during test affects P_{average} and P_{peak}
 - Test length affects E_{Total}
- Static power dissipation:
 - For a given technology, depends only on input patterns and T°
 - Static power dissipation is not a concern, except during during I_{DDQ} testing (reduced sensitivity) and during Burn-In test (can result in thermal runaway condition and yield loss)



- Estimation is performed at various PVT corners
- Challenges for multi-million gate SoCs
 - ✓ Time-consuming
 - ✓ Memory sizes can be very large
- The weigthed transition metric is quick but approximate

 $WeightedTransitions = \sum (ScanChainLength - TransitionPositionInVector)$



























3.2 Low-Power Test Compaction

Content

- $\textcircled{0} \ \ \, \text{Low-Shift-Power Static Dynamic Compaction}$
- **②** Low-Capture Static Compaction





3.3 Low-Power X-F	illing	
	<u>Outline</u>	
	Low-Shift-Power X-Filling	
Shift-In Power Reduction	Shift-Out Power Reduction	Total Shift Power Reduction
0-fill 1-fill MT-fill adjacent fill / repeat fill	output-justification-based X-filling	MTR-fill
	Low-Capture-Power X-Filling	
FF-Oriented	Node-Oriented	Critical-Area-Oriented
PMF-fill LCP-fill preferred fill JP-fill CTX-fill	PWT-fill state-sensitive X-filling	CCT-fill
Lov	v-Shift-and-Capture-Power X-F	illing
impact-oriented X-filling	hybrid X-filling	bounded adjacent fill
Low-Pow	er X-Filling for Compressed Sc	an Testing
0-fill	PHS-fill	CJP-fill







Procedure XID (C, T) C: circuit model; T: initial test vector set; { /* Pass-1 */ for each test vector v _i in T { EF = find_essential_fault (v _i); /* Step-1 */ initial_c _i = create_test_cube (EF); /* Step-2 */ 3_valued_fault_simulation (initial_c _i); /* Step-3 */ } /* Pass-2 */ for each test vector t _i in T { UF = find_undetected_fault (v _i , c _i); /* Step-4 */ final_c _i = adjust_test_cube (UF); /* Step-5 */ 3_valued_fault_simulation (final_c _i); /* Step-6 */	Test Cube Generation <u>Test Relaxation</u> [Basic Procedure]		
C: circuit model; T: initial test vector set; { /* Pass-1 */ for each test vector v _i in T { EF = find_essential_fault (v _i); /* Step-1 */ initial_c _i = create_test_cube (EF); /* Step-2 */ 3_valued_fault_simulation (initial_c _i); /* Step-3 */ } /* Pass-2 */ for each test vector t _i in T { UF = find_undetected_fault (v _i , c _i); /* Step-4 */ final_c _i = adjust_test_cube (UF); /* Step-5 */ 3_valued_fault_simulation (final_c _i); /* Step-6 */	Procedure XID (C, T)		
<pre>/: initial test vector set; { /* Pass-1 */ for each test vector v_i in T { EF = find_essential_fault (v_i); /* Step-1 *, initial_c_i = create_test_cube (EF); /* Step-2 *, 3_valued_fault_simulation (initial_c_i); /* Step-3 *, } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */ } </pre>	C: circuit model;		
<pre>{ /* Pass-1 */ for each test vector v_i in T { EF = find_essential_fault (v_i); /* Step-1 *, initial_c_i = create_test_cube (EF); /* Step-2 *, 3_valued_fault_simulation (initial_c_i); /* Step-3 *, } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */ } </pre>	I: initial test vector set;		
<pre>/* Pass-1 */ for each test vector v_i in T { EF = find_essential_fault (v_i); /* Step-1 */ initial_c_i = create_test_cube (EF); /* Step-2 */ 3_valued_fault_simulation (initial_c_i); /* Step-3 */ } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 */ final_c_i = adjust_test_cube (UF); /* Step-5 */ 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	{		
<pre>F = find_essential_fault (v_i); /* Step-1 */ initial_c_i = create_test_cube (EF); /* Step-2 */ 3_valued_fault_simulation (initial_c_i); /* Step-3 */ } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 */ final_c_i = adjust_test_cube (UF); /* Step-5 */ 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	/^ Pass-1 ^/		
<pre>EF = find_essential_rauit (v_i); /* Step-1 *, initial_c_i = create_test_cube (EF); /* Step-2 *, 3_valued_fault_simulation (initial_c_i); /* Step-3 *, } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	for each test vector V_i in $T \{$	/* Chan 1 */	
<pre>initial_ci = create_test_cube (EF); /* Step-2 *, 3_valued_fault_simulation (initial_ci); /* Step-3 *, } /* Pass-2 */ for each test vector ti in T { UF = find_undetected_fault (vi, ci); /* Step-4 *, final_ci = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_ci); /* Step-6 */</pre>	$EF = find_essential_fault (V_i);$	/* Step-1 */	
<pre>3_valued_fault_simulation (initial_c_i); /* Step-3 *, } /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	initial_c _i = create_test_cube (EF);	/^ Step-2 ^/	
<pre>} /* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	$3_valued_fault_simulation (initial_c_i);$	/^ Step-3 ^/	
<pre>/* Pass-2 */ for each test vector t_i in T { UF = find_undetected_fault (v_i, c_i); /* Step-4 *, final_c_i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c_i); /* Step-6 */</pre>	}		
UF = find_undetected_fault (v _i , c _i); /* Step-4 *, final_c _i = adjust_test_cube (UF); /* Step-5 *, 3_valued_fault_simulation (final_c _i); /* Step-6 */	/^ Pass-2 ^/		
final_c _i = adjust_test_cube (UF); /* Step-4 * 3_valued_fault_simulation (final_c _i); /* Step-6 */	for each test vector $t_i \ln I $	/* Chan 4 */	
3_valued_fault_simulation (final_ci); /* Step-5 */	$OF = find_undetected_fault (V_i, c_i);$	/* Step-4 */	
3_valued_fault_simulation (final_c _i); /* Step-6 */	final_c _i = adjust_test_cube (UF);	/^ Step-5 ^/	
	3_valued_fault_simulation (final_c _i);	/* Step-6 */	
	}		

























3.4 Low-Power Test Ordering

Content

- ① Internal-Transition-Based Ordering
- ② Inter-Vector-Hamming-Distance-Based Ordering






<u>Add</u>	Address Switching Activity Reduction					
	Original Test Algorithm	Low-Power Test Algorithm				
Zero-One	t (W0);	¢s (W0, R0, W1, R1);				
Checker Board	$\begin{array}{l} \updownarrow (W(1_{odd}/0_{even})); \updownarrow (R(1_{odd}/0_{even})) \\ \updownarrow (W(0_{odd}/1_{even})); \updownarrow (R(0_{odd}/1_{even})) \end{array}$	¢s (W(1 _{odd} /0 _{even}), R(1 _{odd} /0 _{even}) -W(0 _{odd} /1 _{even}),R(0 _{odd} /1 _{even}));				
 Reorde any fai Origina Low-po Example 	er test patterns to minimize switching ac ult coverage loss. Il test algorithm's addressing order: ower test algorithm's addressing order: $b/e: 00 \rightarrow 01 \rightarrow 11 \rightarrow 10$	tivity on address lines without ↓ ↓ _S (<i>single bit change</i>)				



4. Power-Aware Design-for-Test

Chapter 4

Power-Aware Design-for-Test

4. Power-Aware Design-for-Test

4.1 Overview of Power-Aware DFT

- Low-power scan cells
- Scan path organization
- Partitioning for low power







4. Power-Av 4.2 L	vare Do ow-po	esign ower	-for-1 scai	โ ย ะ า (st cells	/ clo	ck ga	ating	
	index	binary	# faults		index	binary	#faults		
	0	0000	17		8	1000	2		
	1	0001	9		9	1001	0		
	2	0010	4		10	1010	0		
	3	0011	0		11	1011	1		
	4	0100	5		12	1100	0		
	5	0101	2		13	1101	0		
	6	0110	3		14	1110	0		
	7	0111	0		15	1111	0		
	{0000,0 0110,1	0001,0 1000,1 0111.	010,01 011,11 1001.	00 00] 10	, 0101, }	o	n-set ff-set		
	{1101,	1110 , mplem	11111} ienting	the	e pattei	d rn deco	o-set der		
	(S. Gersten	dorfer and	d HJ. Wu	nder	lich, Proc.	ITC, pp. 77	-84, 1999)	





























5. Power-Aware BIST and Test Data Compression

Chapter 5

Power-Aware BIST and Test Data Compression

5. Power-Aware BIST and Test Data Compression

5.1 Overview of power-aware BIST and compression

- Coding-based compression methods
- LFSR-decompression-based compression methods
- Low-power BIST techniques



<u>5. Power-Awa</u> 5.2	re Bl	ST and T	est Da sed c	ata C comp	ompression	
	Group	Run-Length	Group Prefix	Tail	Codeword	
-	A ₁	0	0	0 1	00 01	
-	A ₂	2 3 4 5	10	00 01 10 11	1000 1001 1010 1011	
	A ₃	6 7 8 9 10 11 12 13	110	000 001 010 011 100 101 110 111	110000 110001 110010 110011 110100 110101 110110	
	Frequ (courtes	uency-direc sy: K. Chakrabai	ted run	-length K. Goel, L	(FDR) code Duke Univ)	









	Slice	code		
Slice	Control code	Data code	Description	
XX00 010X	00	0101	Start a new slice, map X to 0, set bit 5 to 1	
1110 0001	00	0111	Start a new slice, map X to 0, set bit 7 to 1	
	11	0000	Enter group-copy-mode, startin from bit 0 (i.e., group 0)	
	11	1110	The data is 1110	
XXXX XX11	01	1000	Start a new slice, map X to 1, no bits are set to 0	





































ow-Power Design Techniques and Test Implications 7.1 Low Power Design Trends				
Efficiency of LPD Techniques	*			
Micro architecture (pipelining, parallelism)	50%			
 Clock gating and power gating 	40%			
Logic design	20%			
 Technology mapping 	30%			
 Cell sizing and wire sizing 	30%			
 Voltage scaling, multi-Vdd, multi-Vth 	75%			
 Floor planning and placement 	25%			
•				
(K. Keutzer, UC Berkeley, SDC panel, 2005)				



7.1 Low Power Design Trends					
	Power r	Power reduction			
Main LPD techniques	Dynamic	Leakage			
Clock gating	✓				
Power gating	✓	✓			
Multi-Voltage domains	✓				
Multi-Threshold cells		✓			

















7. Low-Power Design Techniques and Test Implications

7.1 LPD Trends - Power Gating

• Adopted in regular structures (data paths) where the gating transistor can be easily shared

• Power gating cells usually cost 10% area overhead and about 2% performance degradation

• Power-on and power-down sequences can be extremely complex to design and verify

• Careful sizing of gating transistors (wide enough to sustain worstcase switching condition)

• Impact on the design flow may be high

7. Low-Power Design Techniques and Test Implications

7.2 Power Specification Formats

• Need of specifying properties of a circuit block wrt power dissipation during design, verification and implementation

Interpreted by designers and design automation tools

• To achieve a unified and efficient design flow, various EDA tools need to use a common language

Common Power Format (CPF) created by Cadence

 Unified Power Format (UPF) supported Synopsys, Mentor and Magma and standardized by IEEE (P1801 std. working group)

• 90% same concepts, but different syntaxes

• Both formats are based on the *Tool Control Language* (TCL) embedded in most EDA tools





7. Low-Power Design Techniques and Test Implications

7.3 Implications to Test Requirement and Cost

• Reduce (even more) test power by using the PM infrastructure and/or applying the previous dedicated solutions (chapters 3 to 6)

- Preserve the functionality of the test infrastructure
- Test the power management (PM) structures
- Consider the influence of LPD on test conditions
- Provide high quality delay fault coverage

And still target:

High fault coverage, short test application time, small test data volume, low area overhead, etc ... while making test power dissipation (dynamic and leakage) comparable to functional power



7.3 Implications use of PM infrastructure

- Existing solutions
 - ATPG and DfT for multi-voltage designs (addressed in Chapter 8)
 - ATPG and DfT for gated clock designs (addressed in Chapter 9)
 - Test planning for multi-power domains architectures (addressed in Chapter 11)



7. Low-Power Design Techniques and Test Implications

7.3 Implications Preserving Test Functionality

Main Challenge

• Test infrastructures like scan chain or TAM may cross several power domains and can be broken if some of these domains are temporarily powered-down for low-power constraints

Specific test control strategies and extra DfT insertion are required for preserving functionality of the test infrastructure !

• Similar challenges exist for gated clock designs (addressed in Chapter 9)



(M. Hirech, Synopsys, DATE 2008)












8. Test Strategies for Multi-Voltage Designs

8.1 Test for Multi-Voltage (MV) Design

Multi-Voltage design

• Use dedicated multiple power supplies on chip, or adaptive voltage scaling circuitry consisting of DC-DC converters and voltage controlled oscillators.

- MV design and Test
 - Some manufacturing defects have Vdd-dependency
 - Impact on defect coverage
 - Testing at all Vdd settings is costly !!
 - Multi-Vdd Test determines the minimum number of voltage settings to ensure the highest level of defect coverage

















(V.R. Devanathan et. al., ITC 2007)





Chapter 9

Test Strategies for Gated Clock Designs















































































Summary and Conclusions

Summary and Conclusions

Summary and Conclusions

• Reliability, test throughput and manufacturing yield may be affected by excessive test power

• Therefore, lowering test power has been and is still a focus of intense research and development

- Following points have been surveyed:
 - Test power parameters and contributors
 - Problems induced by an increased test power
 - Structural and algorithmic solutions for low power test along with their impacts on parameters such as fault coverage, test time, area overhead, circuit performance penalty, and design flow modification
 - Test implications of low power design and emerging test strategies for low-power devices

Summary and Conclusions

• Past work explored primarily four directions:

• ATPG-based low power test approaches are not intrusive; they are pattern dependent and may incur additional computational cost in the design flow.

• DFT-based low power test approaches change the scan infrastructure; can be pattern independent and hence can guarantee power reduction in a certain range.

• Low power test data compression techniques combines reduction of test data volume and test application time with power consumption during test

• System-level low power test considerations can be combined with any of the above and improve test concurrency.

- Future work will be mainly on:
 - Test strategies for low power designs

THANK YOU!

And let us make testing "cool".