Power-Aware Testing and Test Strategies for Low Power Devices
Patrick Girard, Nicola Nicolici, Xiaoqing Wen

To cite this version:

HAL Id: lirmm-00820651
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00820651
Submitted on 6 May 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Proposal for a full-day (6 hours) or half-day (3 hours) tutorial on « Power-Aware Testing and Test Strategies for Low-Power Devices »
To be delivered at ICM, Cairo, Egypt, 19-22 December 2010

Title of the Tutorial:
Power-Aware Testing and Test Strategies for Low-Power Devices

Area of the Tutorial:
Integrated circuits and systems

Abstract:
Managing the power consumption of circuits and systems is now considered as one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low-power devices.

This tutorial provides the fundamental and advanced knowledge in this area. It is organized into three main parts. The first one gives necessary background and discusses issues arising from excessive power dissipation during manufacturing test. The second part provides comprehensive knowledge of structural and algorithmic solutions that can be used to alleviate such problems. The last part surveys low-power design techniques and shows how low-power circuits and systems can be tested safely without affecting yield and reliability. Electronic Design Automation (EDA) solutions for testing low-power devices are also covered in the last part of the tutorial.

Keywords:

Format of the Tutorial:
The tutorial can be delivered either as a full-day (6 hours) or a half-day (3 hours) tutorial. The description given at the end of this file is for a full-day (6 hours) tutorial, but can be easily shortened for a half-day (3 hours) tutorial.

Target audience and prerequisite knowledge of audience:
VLSI design or test professionals, EDA tool developers, academics who are planning to develop or update their course material on advanced VLSI testing, and students who are entering into the VLSI design, test or EDA fields. The prerequisite knowledge of audience only includes basic understanding of VLSI design and test, although fundamentals of manufacturing test and low-power design will also be covered in this tutorial.
**Learning objectives:**
This tutorial provides a comprehensive course on the established interrelationships between low-power design and manufacturing test of integrated circuits. It deals with both power-aware testing and test challenges posed by the power-management techniques. It covers the fundamentals, the established techniques that have been adopted in practice, and the latest research results in the field. The learning objectives of this tutorial are to understand i) the impact of test power and various techniques for test power reduction, ii) the impact of low-power design on testing and various test techniques targeted at power management structures, and iii) the latest trends in low-power test research and development for low-power devices.

**Previous offerings of the tutorial:**
This tutorial has been given as a half-day tutorial at the IEEE/ACM Design Automation and Test in Europe (DATE) conference in Munich, Germany, on March 10th, 2008, at the IEEE Asian Test Symposium (ATS), Taichung, Taiwan, on November 23rd, 2009, at the IEEE Latin American Test Workshop (LATW) in Punta del Este, Uruguay, on March 28th, 2010, at the IEEE International NEWCAS Conference, in Montreal, Canada, on June 20th, 2010, and at the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) in Seattle, USA, on August 1st, 2010. It was also given as a full-day tutorial at the IEEE International Test Conference (ITC) in Austin, USA, on November 2nd, 2009.

**Proposed book for handout:**

**Speakers:**
- Dr. Patrick GIRARD, CNRS Research Director, LIRMM, CNRS/University of Montpellier, 161 rue Ada, 34392 Montpellier, France, girard@lirmm.fr
- Prof. Nicola NICOLICI, McMaster University, Department of Electrical and Computer Engineering, 1280 Main Street West, Hamilton, Ontario L8S 4K1, Canada, nicola@ece.mcmaster.ca
- Prof. Xiaoqing WEN, Kyushu Institute of Technology, Department of Computer and Systems Engineering, Kawazu 680-4, Iizuka, Fukuoka 820-8502, Japan, wen@cse.kyutech.ac.jp

**Biographies of each Speaker:**
**Patrick GIRARD** received a M.S. degree in Electrical Engineering and a Ph.D. degree in Microelectronics from the University of Montpellier, France, in 1988 and 1992 respectively. He is currently Research Director at CNRS (French National Center for Scientific Research), and Head of the Microelectronics Department of the LIRMM (Laboratory of Informatics, Robotics and Microelectronics of Montpellier - France). His research interests include all aspects of digital testing and memory testing, with emphasis on critical constraints such as timing and power. From 2006 to 2010, Patrick Girard was Vice-Chair of the European Test Technology Technical Council (ETTTC) of the IEEE Computer Society. He has served on numerous conference committees including ACM/IEEE Design Automation Conference (DAC), ACM/IEEE Design Automation and Test in Europe (DATE), IEEE International Test Conference (ITC), IEEE International Conference on Computer Design (ICCD), IEEE VLSI Test Symposium (VTS),
IEEE European Test Symposium (ETS), IEEE Asian Test Symposium (ATS), and ACM/IEEE International Symposium on Low Power Electronic Design (ISLPED).


Patrick Girard has been involved in several European research projects (ESPRIT III ATSEC, EUREKA MEDEA, MEDEA+ ASSOCIATE, IST MARLOW, MEDEA+ NanoTEST, CATRENE TOETS) and has managed industrial research contracts with major companies like Infineon Technologies, Atmel, STMicroelectronics, etc. He has supervised 22 PhD dissertations and has published 6 books or book chapters, 34 journal papers, and more than 110 conference and symposium papers on these fields. He received two Best Paper Awards (ETS 2004 and DDECS 2005). Patrick Girard is a Senior Member of IEEE.

Nicola NICOLICI is an Associate Professor in the Department of Electrical and Computer Engineering at McMaster University, Canada. He received the Dipl. Ing. degree in Computer Engineering from the “Politehnica” University of Timisoara, Romania (1997), and a Ph.D. in Electronics and Computer Science from the University of Southampton, U.K. (2000). His research interests are in the area of computer-aided design and test. He has authored over seventy research papers and one book in this area and received the IEEE TTTC Beausang Award for the Best Student Paper at the International Test Conference (ITC 2000) and the Best Paper Award at the IEEE/ACM Design Automation and Test in Europe Conference (DATE 2004). He served on the technical program committees for DATE, IEEE/ACM Design Automation Conference (DAC), IEEE European Test Symposium (ETS), IEEE Defect and Fault Tolerance Symposium (DFT), IEEE Asian Test Symposium (ATS), IEEE International Conference on Computer Design (ICCD), IEEE/ACM International Symposium on Networks-on-Chip (NOCS), IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), IEEE Workshop on Silicon Debug and Diagnosis (SDD), and he served as the Co-Founder, Program Co-Chair and General Chair for the Diagnostic Services in Network-on-Chips Workshop. He was the guest co-editor for a special issue on Silicon Debug and Diagnosis (published by IETProceedings on Computers and Digital Techniques in November 2007) and a special issue on Low Power Test (published by for the Journal of Electronic Testing – Theory and Applications in August 2008). He currently serves on the Editorial Boards of JETTA, IET Computers and Digital Techniques and Integration, the VLSI Journal. He is a member of the ACM SIGDA, the IET and the IEEE Computer and Circuits and Systems Societies.

Xiaoqing WEN received a B.E. degree from Tsinghua University, Beijing, China, in 1986, a M.E. degree from Hiroshima University, Hiroshima, Japan, in 1990, and a Ph.D degree from Osaka University, Osaka, Japan, in 1993. From 1993 to 1997, he was a Lecturer at Akita University, Akita, Japan. He was a Visiting Researcher at University of Wisconsin, Madison, U.S.A., from October 1995 to March 1996. He joined SynTest Technologies, Inc., U.S.A., in 1998, and served as its CTO until 2003. In January 2004, he joined the Kyushu Institute of Technology, Iizuka, Japan, where he is currently a Professor. He was the Program Committee Co-Chair of the Sixteenth IEEE Asian Test Symposium and the Eighth IEEE Workshop on RTL and High Level Testing. In addition, he served on the program committees of IEEE Asian Test
His research interests include low-power test generation, high-quality test generation, test compression, fault diagnosis, and testable design. He is the Co-Editor of the book “VLSI Test Principles and Architectures: Design for Testability” (Elsevier, 2006), 32 journal papers, and 60 conference and symposium papers. He is a senior member of the IEEE, a member of the IEICE, and a member of the REAJ.

Tutorial Program:

1. Fundamentals on VLSI Testing
   1.2 Fault Models
   1.3 Design for Testability
   1.4 Logic Testing

2. Power Issues during Test
   2.1 Power and Energy Basics
      2.1.1 Static Dissipation
      2.1.2 Dynamic Dissipation
      2.1.3 Total Power Dissipation
      2.1.4 Energy Dissipation
   2.2 Manufacturing Test Flow
   2.3 Power Delivery Issues during Test
      2.3.1 Packaging
      2.3.2 Power Grid Issues
      2.3.3 Power Supply Noise
   2.4 Thermal Issues during Test
   2.5 Test Throughput Problem
   2.6 Manufacturing Yield Loss
   2.7 Test Power Metrics and Estimation
      2.7.1 Power Metrics
      2.7.2 Estimation of Power and Energy Metrics
      2.7.3 Test Power Estimation

3. Low-Power Test Pattern Generation
   3.1 Low-Power ATPG
      3.1.1 General Low-Power Test Generation
      3.1.2 Low-Shift-Power Scan Test Generation
      3.1.3 Low-Capture-Power Scan Test Generation
   3.2 Low-Power Test Compaction
      3.2.1 Low-Power Dynamic Compaction
      3.2.2 Low-Power Static Compaction
   3.3 Low-Power X-Filling
      3.3.1 Test Cube Preparation
3.3.2 Low-Shift-Power X-Filling
3.3.3 Low-Capture-Power X-Filling
3.3.4 Low-Shift-and-Capture-Power X-Filling
3.3.5 Low-Power X-Filling for Compressed Scan Testing
3.4 Low-Power Test Ordering
  3.4.1 Internal-Transition-Based Ordering
  3.4.2 Inter-Vector-Hamming-Distance-Based Ordering
  3.4.3 Input-Transition-Density-Based Ordering

4. Power-Aware Design-for-Test
4.1 Power Consumption in Scan Design
  4.1.1 Power Consumption of the Circuit under Test
  4.1.2 Types of Power Consumption in Scan Testing
4.2 Low Power Scan Cells
  4.2.1 Scan Clock Gating
  4.2.2 Toggle Suppression
4.3 Scan Path Organization
  4.3.1 Scan path segmentation
  4.3.2 Scan Cell Clustering
  4.3.3 Scan Cell Ordering
  4.3.4 Scan Tree and Scan Forest
  4.3.5 Inserting Logic into the Scan Path
4.4 Partitioning for Low-Power
  4.4.1 Partitioning by clock gating
  4.4.2 Partitioning in core-based design
  4.4.3 Partitioning of the combinational logic

5. Power-Aware BIST and Test Data Compression
5.1 Coding-Based Compression Methods
  5.1.1 Golomb Code
  5.1.2 Alternating Run-Length Code
  5.1.3 Recent Advanced in Coding-Based Compression Methods
5.2 LFSR-Decompressor-Based Compression Methods
5.3 Broadcast-Scan-Based Compression Methods
5.4 Low-Power BIST Techniques
  5.4.1 Vector Inhibition and Selection
  5.4.2 Modified Test Pattern Generator
  5.4.3 Modified Scan and Reordering
  5.4.4 Test Scheduling

6. Power-Aware System-Level Test Planning
6.1 Introduction
6.2 Core-Based Test Architecture Design and Test Planning
  6.2.1 Core Test Wrapper
  6.2.2 Test Access Mechanism Design
  6.2.3 Test Scheduling
6.3 Power Constraint Modeling, Estimation and Manipulation
6.4 Power-Constrained Test Planning
   6.4.1 Power-Constrained Test Scheduling
   6.4.2 Power-Aware Test Architecture Design and Test Scheduling
6.5 Low-Power Test Planning for Multiple Clock Domains

7. Low-Power Design Techniques and Test Implications
7.1 Power Specification Formats
7.2 Low-Power Design Trends
   7.2.1 Dynamic Power Reduction Techniques
   7.2.2 Leakage Power Reduction Techniques
7.3 Implications to test requirement and test cost
   7.3.1 Impact of Dynamic Power Reduction Techniques on Test
   7.3.2 Impact of Leakage Power Reduction Techniques on Test

8. Test Strategies for Multi-Voltage Designs
8.1 Test for Multi-Voltage Design: Bridge Defects
   8.1.1 Resistive Bridge Behavior at Single and Multi-Vdd Settings
   8.1.2 Cost-Effective Test for Resistive Bridges
8.2 Test for Multi-Voltage Design: Open Defects
8.3 DFT for Multi-Voltage Designs
   8.3.1 Multi-Voltage Aware Scan
   8.3.2 Power-Managed Scan Using Adaptive Voltage Scaling

9. Test Strategies for Gated Clock Designs
9.1 Clock Gating Logic
   9.1.1 Controlling Clock Gaters during Test
   9.1.2 Impact on Testability of the Clock Gater and its Control Logic
   9.1.3 Impact on Power and Pattern Count
9.2 DFT for Clock Gating Logic
   9.2.1 Safe Gating of Clocks in Edge Sensitive Designs
   9.2.2 Edge Sensitive, MUXed Scan
   9.2.3 Advanced DFT with On-Product Clock Generation (OPCG)
9.3 Taking Advantage of Clock Gating

10. Test of Power Management Structures
10.1 Power Control logic
   10.1.1 Role of Power Control Logic
   10.1.2 Testing the Power Control Logic
10.2 Power Switches
   10.2.1 Types of Power Switches
   10.2.2 Testing of Power Switches
   10.2.3 Testing Problems and Possible Solution
10.3 Low Power Cells
   10.3.1 State Retention Registers
   10.3.2. Isolation Cells
   10.3.3 Level Shifters
10.4 Power Distribution Network
11. EDA Solution for Power-Aware Design-for-Test
11.1 Design Flows for Power Management
11.2 Test Automation Objectives
11.3 Integration of Power Management Techniques in Design-for-Test Synthesis Flows
11.4 Test Planning

General Conclusion