

Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices"

Patrick Girard, Nicola Nicolici, Xiaoqing Wen

▶ To cite this version:


Patrick Girard, Nicola Nicolici, Xiaoqing Wen. Tutorial intitulé "Power-Aware Testing and Test Strategies for Low Power Devices". IEEE International NEWCAS Conference, Jun 2010, Montréal, Canada. lirmm-00820652


HAL Id: lirmm-00820652 https://hal-lirmm.ccsd.cnrs.fr/lirmm-00820652


Submitted on 6 May 2013


HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.


































































































































During scan testing (standard or at-speed):		
Shift Power Reduction	LTC Power Reduction	
 Shift Impact Blocking blocking gate, special scan cell first-level power supply gating Scan Chain Modification scan cell reordering scan chain segmentation scan chain disable Scan Clock Manipulation 	• Partial Capture - circuit modification - scan chain disable - one-hot clocking - capture-clock staggering	
- splitting, staggering - multi-duty clocking		
	-	



























































System & Architecture • Voltage / Frequency Scaling • Architecture (parallel, well managed pipeline, etc.) • Others (H/S partitioning, instruction set, algorithms, etc.)	IC Design & Implementation - Clock Gating - Multiple Supply Voltage - Multiple Threshold Voltage - Substrate-Bias - Power Gating - Others
Circuit (Logic) Design Low Power Cell Library Gate sizing (to equalize paths) Buffer insertion to reduce slew Logic restructuring to avoid hazards Memory Bit Cell and Compiler Others	Process Technology Reduce Vdd Threshold Voltage Option Low Capacitance Dielectric New Gate Oxide Material Transistor Sizing Others

Main LPD techniques	Power reduction	
	Dynamic	Leakage
Clock gating	<i>✓</i>	
Power gating	✓	1
Multi-Voltage domains	1	
Julti-Threshold cells		1
<u> </u>	n combined tog	✓ ether to

