A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2013

A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators

Abstract

3D stacked integrated circuits based on Through Silicon Vias (TSV) are promising with their high performances and small form factor. However, these circuits present many test issues, especially for TSVs. In this paper we propose a novel Built-In-Self-Test (BIST) architecture for pre-bond testing of TSVs in 3D stacked integrated circuits. The main idea is to measure the variation of TSVs capacitances in order to detect defective TSVs. The BIST architecture is based on ring oscillators, frequencies of which depend on TSVs capacitances. The proposed BIST is integrated within the JTAG standard. This paper presents spice simulation results and logic synthesis results of the proposed TSV ring oscillator structure using a 65 nm CMOS technology, including 10 μm diameter TSV middle technology. Due to local process variations, the proposed test architecture is limited in accuracy; it detects only large capacitive faults on TSVs.
Fichier principal
Vignette du fichier
A_3D_IC_BIST_for_pre-bond_test_of_TSVs_using_Ring_Oscillators_FINAL.pdf (302.92 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-00838524 , version 1 (25-06-2013)

Identifiers

  • HAL Id : lirmm-00838524 , version 1

Cite

Yassine Fkih, Pascal Vivet, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators. NEWCAS: New Circuits and Systems, Jun 2013, Paris, France. pp.001-004. ⟨lirmm-00838524⟩
252 View
974 Download

Share

Gmail Mastodon Facebook X LinkedIn More