A single built-in sensor to check pull-up and pull-down CMOS networks against transient faults
Abstract
This work proposes a novel built-in current sensor for detecting transient faults of short and long duration as well as multiple faults in combinational and sequential logic. Unlike prior similar strategies, which are formed by pairs of PMOS and NMOS sensors, the proposed scheme is a single sensor connected to PMOS and NMOS bulks of the monitored logic. In comparison with existing transient-fault mitigation techniques, the paper presents very competitive results that indicate no performance penalty, and overheads of only 26 % in power consumption and 23 % in area.
Fichier principal
abstract_2_Possamai_Bastos_2013-04-08_23_41_52_paper-radecs-20130408-rpb.pdf (1.01 Mo)
Télécharger le fichier
Origin | Files produced by the author(s) |
---|
Loading...