X. Wang, M. Tehranipoor, and J. Plusquellic, Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions, Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08), pp.15-19, 2008.

M. Tehranipoor and F. Koushanfar, A Survey of Hardware Trojan Taxonomy and Detection, IEEE Design & Test of Computers, vol.27, issue.1, pp.10-25, 2010.
DOI : 10.1109/MDT.2010.7

J. Rajendran, E. Gavas, J. Jimenez, V. Padman, and R. Karri, Towards a comprehensive and systematic classification of HT, InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'10), pp.1871-1874, 2010.

Y. Jin and Y. &makris, Proof carrying-based information flow tracking for data secrecy protection and hardware trust, 2012 IEEE 30th VLSI Test Symposium (VTS), pp.252-257, 2012.
DOI : 10.1109/VTS.2012.6231062

M. Hicks, M. Finnicum, S. T. King, M. M. Martin, and J. M. Smith, Overcoming an Untrusted Computing Base: Detecting and Removing Malicious Hardware Automatically, 2010 IEEE Symposium on Security and Privacy, pp.159-172, 2010.
DOI : 10.1109/SP.2010.18

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.175.2103

R. Torrance and D. James, The state-of-the-art in semiconductor reverse engineering, Proceedings of the 48th Design Automation Conference on, DAC '11, pp.333-338, 2011.
DOI : 10.1145/2024724.2024805

D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, Trojan Detection using IC Fingerprinting, 2007 IEEE Symposium on Security and Privacy (SP '07), pp.296-310, 2007.
DOI : 10.1109/SP.2007.36

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.123.467

Y. Jin and Y. Makris, Hardware Trojan Detection Using Path Delay Fingerprint, Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST'08), pp.51-57, 2008.

R. M. Rad, X. Wang, M. Tehranipoor, and J. Plusquellic, Power supply signal calibration techniques for improving detection resolution to hardware Trojans, 2008 IEEE/ACM International Conference on Computer-Aided Design, pp.632-639, 2008.
DOI : 10.1109/ICCAD.2008.4681643

M. Banga, M. Chandrasekar, L. Fang, and M. S. Hsiao, Guided test generation for isolation and detection of embedded trojans in ics, Proceedings of the 18th ACM Great Lakes symposium on VLSI , GLSVLSI '08, pp.363-366, 2008.
DOI : 10.1145/1366110.1366196

M. Banga and M. S. Hsiao, A Region Based Approach fot the Identification of Hardware Trojans, Proceedings of the International Workshop on Hardware-Oriented Security and Trust (HOST'08), pp.40-47, 2008.

D. Du, S. Narasimhan, R. S. Chakraborty, and S. Bhunia, Self-referencing: A Scalable Side-Channel, Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems (CHES'10), pp.173-187, 2010.

H. Salmani, M. Tehranipoor, and J. Plusquellic, A layout-aware approach for improving localized switching to detect hardware Trojans in integrated circuits, 2010 IEEE International Workshop on Information Forensics and Security, pp.1-6, 2010.
DOI : 10.1109/WIFS.2010.5711438

M. Banga and M. S. Hsiao, A Novel Sustained Vector Technique for the Detection of Hardware Trojans, 2009 22nd International Conference on VLSI Design, pp.327-332, 2009.
DOI : 10.1109/VLSI.Design.2009.22

Y. Alkabani and F. Koushanfar, Consistency-based characterization for IC HT detection, Proceedings of the International Conference on Computer- Aided Design (ICCAD'09), pp.123-127, 2009.

M. Li, A. Davoodi, and M. Tehranipoor, A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection, Proceedings of the Design, Automation and Test in Europe (DATE'12), pp.1331-1336, 2012.

M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, HardwareTrojan horse detection using gate-level characterization, Proceedings of the 46th ACM/IEEE Design Automation Conference (DAC'09), pp.688-693, 2009.

S. Narasimhan, D. Du, R. S. Chakraborty, S. Paul, F. Wolff et al., Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.13-18, 2010.
DOI : 10.1109/HST.2010.5513122

M. Onabajo and J. Silva-martinez, Analog Circuit Design for Process Variation-Resilient Systems-On-A-Chip, 2012.
DOI : 10.1007/978-1-4614-2296-9

L. T. Pang, K. Qian, C. J. Spanos, and B. Nikolic, Measurement and Analysis of Variability in 45 nm Strained-Si CMOS Technology, IEEE Journalof Solid-State Circuits, p.8, 2009.
DOI : 10.1109/JSSC.2009.2022217

S. Wei, K. Li, F. Koushanfar, and M. Potkonjak, Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.90-95, 2012.
DOI : 10.1145/2228360.2228378

R. Goldman, K. Bartleson, T. Wood, K. Kranen, C. Cao et al., Synopsys's Open Educational Design Kit: Capabilities, Deployment and Future, Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE'09), pp.20-24, 2009.
DOI : 10.1109/mse.2009.5270840

F. Wolff, C. Papachristou, S. Bhunia, and R. S. &chakraborty, Towards trojan-free trusted ICs, Proceedings of the conference on Design, automation and test in Europe, DATE '08, pp.1362-1365, 2008.
DOI : 10.1145/1403375.1403703

A. Bechtsoudis and N. Sklavos, Side Channel Attacks Cryptanalysis Againt Block Ciphers Based on FPGA Devices, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'10), pp.460-461, 2010.

S. Dupuis-received-the and M. S. , degree in Integrated Systems Architectures and Micro-Electronics and the PhD degree in Computer Science from the Laboratoire d'Informatique de Paris 6 (LIP6) at UniversityPierre & Marie Curie (France) respectively. She is currently an Associate Professor at the Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier (LIRMM) at University Montpellier 2 (France) Her research interests include VLSI design, CAD tools, andare currently particularly oriented toward the conception and verification of digital and secure circuits, 2004.

M. Flottes-received-her and M. S. , degree in Electrical Engineering and PhD degree in Microelectronics from the University of Montpellier (France), in 1987 and 1990 respectively. She is currently researcher for the French National Scientific Research Center (CNRS) Since 1990, she has been conducting research in the domain of digital system testing at LIRMM laboratory (France) Her research interests include Design For Testability, Test Infrastructure for Integrated Systems (SoC, SiP and three-dimensional Systems), Testability and Fault Tolerance of Secure Circuits/Systems