E. J. Marinissen and Y. Zorian, Testing 3D chips containing throughsilicon vias, Proc. ITC, pp.1-11, 2009.

L. Dean, H. S. Lewis, and . Lee, A Scan Island Based Design Enabling Pre-bond Testability in Die Stacked Microprocessors, ITC, 2007.

X. Wu, P. Falkenstern, and Y. Xie, Scan chain design for three-dimensional integrated circuits (3D ICs), 2007 25th International Conference on Computer Design, 2007.
DOI : 10.1109/ICCD.2007.4601902

L. Jiang, L. Huang, and Q. Xu, Test architecture design and optimization for three-dimensional SoCs, 2009 Design, Automation & Test in Europe Conference & Exhibition, p.9
DOI : 10.1109/DATE.2009.5090661

E. J. Marinissen, J. Verbree, and M. Konijnenburg, A structured and scalable test access architecture for TSV-based 3D stacked ICs, 2010 28th VLSI Test Symposium (VTS), pp.269-274
DOI : 10.1109/VTS.2010.5469556

F. G. Zadegan, U. Inglesson, G. Carlsson, and E. Larsson, Reusing and Retargeting On-Chip Instrument Access Procedures in IEEE P1687IEEE Standard for Test Access Port and Boundary-Scan Architecture, IEEE CEDA IEEE Std, vol.10, issue.1149, pp.20121-2013

E. Larsson and F. Ghani-zadegan, Accessing Embedded DfT Instruments with IEEE P1687, 2012 IEEE 21st Asian Test Symposium, pp.71-76
DOI : 10.1109/ATS.2012.74

M. Keim, T. Waayers, R. Morren, F. Hapke, and R. Krenz-baath, Industrial Application of IEEE P1687 for an Automotive Product, 2013 Euromicro Conference on Digital System Design, p.2013
DOI : 10.1109/DSD.2013.57

H. Ke, D. Zhongliang, and H. Jianming, Boundary scan with parallel test access mechanism, 2009 9th International Conference on Electronic Measurement & Instruments, p.9
DOI : 10.1109/ICEMI.2009.5274683

Y. Fkih, P. Vivet, B. Rouzeyre, M. Flottes, and G. Dinatale, A JTAG based 3D DfT architecture using automatic die detection, Proceedings of the 2013 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), pp.341-344
DOI : 10.1109/PRIME.2013.6603184

A. Posse, J. Crouch, and . Rearick, com/products/silicon-devices/3dic/index.htm, IEEE P1687 IJTAG A Presentation of Current Technology, p.2009

M. Keim, F. Hapke, T. Waayers, and R. Morren, Automated Test Creation For Mixed Signal IP Using IJTAG