Simulating Laser Effects on ICs, from Physical Level to Gate Level: a comprehensive approach
Feng Lu, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre

To cite this version:
Feng Lu, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. Simulating Laser Effects on ICs, from Physical Level to Gate Level: a comprehensive approach. TRUDEVICE Workshop, May 2014, Paderborn, Germany. lirmm-01119614

HAL Id: lirmm-01119614
https://hal-lirmm.ccsd.cnrs.fr/lirmm-01119614
Submitted on 23 Feb 2015

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Simulating Laser Effects on ICs, from Physical Level to Gate Level: a comprehensive approach

F. Lu, G. Di Natale, M.-L. Flottes, B. Rouzeyre
LIRMM (Université Montpellier II / CNRS UMR 5506)
Montpellier, France
{lu, dinatale, flottes, rouzeyre}@lirmm.fr

G. Hubert
ONERA,
Toulouse, France
guillaume.hubert@onera.fr

I. INTRODUCTION

Laser shots on secure ICs have proven to be a very effective mean to perform fault attacks. As depicted in Figure 1, due to photo-electric effects, laser can induce transient pulses on gate output and thus generate faults in downstream registers.

It is therefore essential for designers of secure devices to have a CAD environment to check the resistance of the circuits against laser attacks and/or to validate the effectiveness of countermeasures during early stage of the design cycle without requiring actually manufacturing some prototype. In this paper we present a complete environment for modeling and simulating the laser effects on circuits during the synthesis step. It takes into account laser parameters and relies on circuit layout information.

II. LASER PHYSICAL MODELING

Laser effects on electronics are very similar to effects induced by radiations in the sense that both laser and radiations generate electron-hole pairs in the semiconductor; the charges are transported into the media and are collected at the electrodes of the device. In order to model these phenomena, a complete description of “MUSCA SEP3” (Multi-SCAles Single Event Phenomena Predicted Platform) is provided in [1]. It is based on a Monte Carlo approach, and consists in sequentially modeling all the physical and electrical mechanisms.

A. Silicon-laser interaction modeling

Pulsed lasers generate electron-hole pairs by photo-ionization process, ionizing mechanisms are addressed in detail in [2]. If linear absorption in semiconductor is considered (low doping level), the linear transfer energy (LET) can be defined by the equation (1):

$$\text{LET}(z) = \frac{\alpha \cdot E_{\text{ph}}}{\rho \cdot h \cdot c} \cdot E_{\text{laser}} \cdot e^{-\alpha z} \quad (1)$$

α is the absorption coefficient in cm$^{-1}$, λ is the pulsed laser wavelength in nm, $E_{\text{ph}}$ is the energy required to induce an electron-hole pair in eV, ρ is the Si density in mg/cm$^3$, h is the Planck constant, c the light velocity and $E_{\text{laser}}$ the laser energy. Equation (1) allows for calculating the LET as a function of the depth penetration z. Since, differently from particles, laser beam does not have a punctual effect, it is necessary to define the radial deposition of the charges. Thus, the equation (2) describes the radial profile of the deposited charge:

$$I(r, z) = I_o(z) \cdot e^{-\frac{r^2}{2 \omega_o(z)^2}} \cdot E_{\text{laser}} \cdot e^{-\alpha z} \quad (2)$$

with

$$\omega_o(z)^2 = \omega_o^2 \left(1 + \left(\frac{\lambda_o(z - z_o)}{\pi \cdot n \cdot \omega_o^2}\right)^2\right)$$

where $\omega_o$ is "beam waist" i.e. the beam width for the focalization point ($z = z_o$) and n is the refraction index.

Thanks to equations (1) and (2), it is possible to calculate directly from layout files in GDS format (General Design Specification) such as the areas and positions of the active layer. Figure 2 illustrates all active junction extracted from a NAND cell GDS file (0.35-μm technology).
simulation only contains N and P active junctions (drains and sources) of the design. The global collection volume takes into account the depletion capacitance of Drain-Substrate junction.

Transient currents issued from physical model can be injected on each illuminated collection node, i.e., the drain of each transistor. Doing so, the electrical model of the transient pulses can be associated with the circuit netlist. The link between the layout and the netlist is performed in our flow thanks to the "Calibre" tool.

III. ELECTRICAL/LOGIC-LEVEL LASER MODELING
A. Electrical-level laser-induced fault model

According to the physical level model described in previous section, the laser effect is modeled as a plug-in current source for each illuminated junction as depicted in Figure 3.

![Figure 3. Simple electrical model for a large spot laser-induced fault](image)

In order to link the physical-level models and the electrical-level models for simulation purpose, we developed a database. The database contains a set of files, each file corresponds to a standard cell in library and to a laser configuration data (energy, spot size). In each file, the transient current pulses I(t) are enumerated for each collection zone according to the position of the laser for each logic state of the standard cell.

This database therefore provides access to the different transient currents on each standard cell according to the laser characteristics. The previously described physical-level models are for the calculation of I(t). However, the goal is to use these currents in electrical-level simulations. Thus, the format of database clearly indicates the different names for each zone having collected a current to link the list of I(t) and the information circuits.

B. logic-level laser-induced fault model

Abstraction of physical perturbations into higher-level fault models is the common practice to improve the performances of fault simulators and other conception/test tools. For instance, the Stuck-At fault model together with circuit modeling at logic level allows dealing with very large circuits. However, for laser-induced fault attacks, laser is triggered intentionally within a certain instant. In this case, the classical Stuck-At fault simulation is no longer applicable because it is necessary to take the duration of the fault pulse and the delay of nets and gates into account. Therefore, the logic-level timing simulation is required and the logic-level simulator must be able to read the Delay-Annotated file, which provides information related to the delays of each gate in the Standard Delay Format (.sdf).

IV. MULTI-LEVEL FAULT SIMULATION

In our approach, a multi-level simulator “tLIFTING” [3] is chosen because it contains transistor-level simulator for describing laser-induced fault model and logic-level simulator for whole circuit simulation. In additional, an integrated layout parser can locate the affected transistors within the illuminated zone. As an open-source tool, it was expanded to read the database that is generated by “MUSCA SEP3”. Figure 4 sketches the whole architecture of the two different level simulators.

![Figure 4. From physical-level to logic-level laser-induced faults simulation architecture](image)

The simulation process is presented in Figure 5. Starting from the laser’s parameters, it is possible to extract the affected p-n junctions and look up the corresponding I(t) from physical-level simulation database. With these fault current descriptions, the faults are modeled and injected into the transistor-level circuit element description. After the transistor-level fault simulation for the affected gates, if the perturbation changes the state(s), the difference(s) will be translated to logic-level and returned to the whole circuit to finish the fault simulation at logic-level.

![Figure 5. The multi-level laser-induced fault simulation process](image)

V. ACKNOWLEDGEMENTS

This work has been supported by contracts FUI CALISSON 2 (DGCHS AAP10) and ANR LIESSE (ANR-12-INSE-0008-01).

REFERENCES

