M. Berg, Fault Tolerance Implementation within SRAM Based FPGA Design Based upon the Increased Level of Single Event Upset Susceptibility, 12th IEEE International On-Line Testing Symposium (IOLTS'06), 2006.
DOI : 10.1109/IOLTS.2006.36

A. Ceratti, T. Copetti, L. Bolzani, and F. Vargas, On-chip aging sensor to monitor NBTI effect in nano-scale SRAM. Design and Diagnostics of Electronic Circuits & Systems (DDECS) In: 15th international symposium on IEEE, pp.354-363

M. Bagatin, S. Gerardin, A. Paccagnella, and F. Faccio, Impact of NBTI Aging on the Single-Event Upset of SRAM Cells, IEEE Transactions on Nuclear Science, vol.57, issue.6, pp.3245-50, 2010.
DOI : 10.1109/TNS.2010.2084100

E. Cannon, A. Kleinosowski, R. Kanj, D. Reinhardt, and R. Joshi, The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate, IEEE Transactions on Device and Materials Reliability, vol.8, issue.1, pp.145-52, 2008.
DOI : 10.1109/TDMR.2007.912983

O. Flament, J. Baggio, D. 'hose, C. Gasiot, G. Leray et al., 14 MeV neutron-induced SEU in SRAM devices, IEEE Transactions on Nuclear Science, vol.51, issue.5, pp.2908-2919, 2004.
DOI : 10.1109/TNS.2004.835073

C. Lin, R. Huang, C. Wen, and A. Chang, Aging-aware statistical softerror-rate analysis for nano-scaled CMOS designs, Int Symp VLSI Des Autom Test, vol.2, pp.1-4, 2013.

C. Chow, L. Tsui, P. Leong, W. Luk, and S. Wilton, Dynamic voltage scaling for commercial FPGAs. Field-Programmable Technology, Proceedings of the international conference on IEEE, pp.11-14, 2005.

X. Inc, Spartan-6 documentation Available

J. Tonfat, Analyzing the influence of voltage scaling for soft errors in SRAM-based FPGAs, 2013 14th European Conference on Radiation and Its Effects on Components and Systems (RADECS), 2013.
DOI : 10.1109/RADECS.2013.6937403

A. Maiti, L. Mcdougall, and P. Schaumont, The Impact of Aging on an FPGA-Based Physical Unclonable Function, 2011 21st International Conference on Field Programmable Logic and Applications, pp.151-157, 2011.
DOI : 10.1109/FPL.2011.35

F. Bruguier, P. Benoit, M. P. Torres, and L. , A New Process Characterization Method for FPGAs Based on Electromagnetic Analysis, 2011 21st International Conference on Field Programmable Logic and Applications, pp.20-23, 2011.
DOI : 10.1109/FPL.2011.15

URL : https://hal.archives-ouvertes.fr/lirmm-00616954

F. Bruguier, P. Benoit, and L. Torres, Investigation of digital sensors for variability characterization on FPGAs, Proceedings of the 5th international workshop on reconfigurable communication-centric systems on chip 2010 ? ReCoSoC'10, pp.95-100, 2010.
URL : https://hal.archives-ouvertes.fr/lirmm-00548801

V. Chandra and R. Aitken, Impact of Technology and Voltage Scaling on the Soft Error Susceptibility in Nanoscale CMOS, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, pp.114-136, 2008.
DOI : 10.1109/DFT.2008.50

T. Heijmen, D. Giot, and P. Roche, Factors That Impact the Critical Charge of Memory Elements, 12th IEEE International On-Line Testing Symposium (IOLTS'06), pp.57-62, 2006.
DOI : 10.1109/IOLTS.2006.35

C. Schlunder, S. Aresu, G. Georgakos, W. Kanert, H. Reisinger et al., HCI vs. BTI? - Neither one's out, 2012 IEEE International Reliability Physics Symposium (IRPS), pp.15-19, 2012.
DOI : 10.1109/IRPS.2012.6241797

P. Dodd and L. Massengill, Basic mechanisms and modeling of single-event upset in digital microelectronics, IEEE Transactions on Nuclear Science, vol.50, issue.3, pp.583-602, 2003.
DOI : 10.1109/TNS.2003.813129

I. Xilinx, Device reliability report third quarter 2013

. Fig, Neutron cross-section of the configuration memory bits for Spartan-6 FPGAs before and after stress (aging effect) for different power supply modes