J. Wideio and . Standard,

E. J. Marinissen and Y. Zorian, Testing 3D chips containing throughsilicon vias, Proc. ITC, pp.1-11, 2009.
DOI : 10.1109/test.2009.5355573

L. Dean, H. S. Lewis, and . Lee, A Scan Island Based Design Enabling Pre-bond Testability in Die Stacked Microprocessors, 2007.

X. Wu, P. Falkenstern, and Y. Xie, Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs), 2007.
DOI : 10.1109/iccd.2007.4601902

L. Jiang, L. Huang, and Q. Xu, Test Architecture Design and Optimization for Three-Dimensional SoCs, p.9

E. J. Marinissen, J. Verbree, and M. Konijnenburg, A structured and scalable test access architecture for TSV-based 3D stacked ICs, pp.269-274
DOI : 10.1109/vts.2010.5469556

E. J. Marinissen, C. Chi, J. Verbree, and M. Konijnenburg, A Standardizable 3D DFT Architecture

B. Noia and K. Chakrabarty, Pre-Bond Probing of TSVs in 3D Stacked ICs, proc International Test Conference, pp.1-10, 2011.

B. Noia and K. Chakrabarty, Identification of Defective TSVs in Pre-Bond Testing of 3D ICs, proc Asian Test Symposium ATS'11, pp.187-194

L. Jiang, Q. Xu, B. Eklow, and K. Chakrabarty, , p.3

. Ic/tsv, Probe Test using Adhesive Silicon Interposer" workshop 3D DATE, 2012.

Y. Lou, Z. Yan, F. Zhang, and P. D. Franzon, Comparing ThroughSilicon-Via (TSV) Void/Pinhole Defect Self-Test Methods, J. Electronic Testing, pp.27-38, 2012.
DOI : 10.1007/s10836-011-5261-4

Y. Chen, C. Wu, and D. Kwai, On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification, pp.450-455, 2009.
DOI : 10.1109/ats.2009.42

M. Tsai, A. Klooz, A. Leonard, J. Appel, and P. Franzon, Through silicon via (TSV) defect/pinhole self test circuit for 3D-IC, pp.1-8, 2009.
DOI : 10.1109/3dic.2009.5306569

S. Deutsch and K. Chakrabarty, Non-Invasive Pre-Bond TSV Test Using Ring Oscillators and Multiple Voltage Levels, pp.1065-1070
DOI : 10.7873/date.2013.225

G. D. Natale, M. L. Flottes, B. Rouzeyre, and H. Zimouche, Built-In-SelfTest for Manufacturing TSV Defects before bonding, pp.1-6
URL : https://hal.archives-ouvertes.fr/lirmm-00989682

Y. Fkih, P. Vivet, B. Rouzeyre, M. L. Flottes, and G. Dinatale, A 3D IC BIST for pre-bond test of TSVs using ring oscillators, IEEE International New Circuits and Systems Conference (NEWCAS), 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-00838524

H. Ke, D. Zhongliang, and H. Jianming, Boundary Scan with Parallel Test Access Mechanism, pp.4-70
DOI : 10.1109/icemi.2009.5274683

Y. Fkih, P. Vivet, B. Rouzeyre, M. Flottes, G. D. Natale et al., 3D Design for Test Architectures Based on IEEE P1687
URL : https://hal.archives-ouvertes.fr/lirmm-00989717

Y. Fkih, P. Vivet, B. Rouzeyre, M. Flottes, and G. Dinatale, A JTAG based 3D DFT architecture using automatic die detection, IEEE PRIME'13, pp.341-344
DOI : 10.1109/prime.2013.6603184

F. G. Zadegan, U. Inglesson, G. Carlsson, E. Larsson, and ;. Ieee-ceda, Reusing and Retargeting On-Chip Instrument Access Procedures in IEEE P1687, 2012.

Y. Fkih, P. Vivet, B. Rouzeyre, M. L. Flottes, G. Dinatale et al., 2D to 3D Test Pattern Retargeting using IEEE P1687 based 3D DFT Architectures, pp.386-391
DOI : 10.1109/isvlsi.2014.83

URL : https://hal.archives-ouvertes.fr/lirmm-01119605