,
Testing 3D chips containing throughsilicon vias, Proc. ITC, pp.1-11, 2009. ,
DOI : 10.1109/test.2009.5355573
A Scan Island Based Design Enabling Pre-bond Testability in Die Stacked Microprocessors, 2007. ,
Scan Chain Design for Three-dimensional Integrated Circuits (3D ICs), 2007. ,
DOI : 10.1109/iccd.2007.4601902
Test Architecture Design and Optimization for Three-Dimensional SoCs, p.9 ,
A structured and scalable test access architecture for TSV-based 3D stacked ICs, pp.269-274 ,
DOI : 10.1109/vts.2010.5469556
A Standardizable 3D DFT Architecture ,
Pre-Bond Probing of TSVs in 3D Stacked ICs, proc International Test Conference, pp.1-10, 2011. ,
Identification of Defective TSVs in Pre-Bond Testing of 3D ICs, proc Asian Test Symposium ATS'11, pp.187-194 ,
, , p.3
Probe Test using Adhesive Silicon Interposer" workshop 3D DATE, 2012. ,
Comparing ThroughSilicon-Via (TSV) Void/Pinhole Defect Self-Test Methods, J. Electronic Testing, pp.27-38, 2012. ,
DOI : 10.1007/s10836-011-5261-4
On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification, pp.450-455, 2009. ,
DOI : 10.1109/ats.2009.42
Through silicon via (TSV) defect/pinhole self test circuit for 3D-IC, pp.1-8, 2009. ,
DOI : 10.1109/3dic.2009.5306569
Non-Invasive Pre-Bond TSV Test Using Ring Oscillators and Multiple Voltage Levels, pp.1065-1070 ,
DOI : 10.7873/date.2013.225
Built-In-SelfTest for Manufacturing TSV Defects before bonding, pp.1-6 ,
URL : https://hal.archives-ouvertes.fr/lirmm-00989682
A 3D IC BIST for pre-bond test of TSVs using ring oscillators, IEEE International New Circuits and Systems Conference (NEWCAS), 2013. ,
URL : https://hal.archives-ouvertes.fr/lirmm-00838524
Boundary Scan with Parallel Test Access Mechanism, pp.4-70 ,
DOI : 10.1109/icemi.2009.5274683
3D Design for Test Architectures Based on IEEE P1687 ,
URL : https://hal.archives-ouvertes.fr/lirmm-00989717
A JTAG based 3D DFT architecture using automatic die detection, IEEE PRIME'13, pp.341-344 ,
DOI : 10.1109/prime.2013.6603184
Reusing and Retargeting On-Chip Instrument Access Procedures in IEEE P1687, 2012. ,
2D to 3D Test Pattern Retargeting using IEEE P1687 based 3D DFT Architectures, pp.386-391 ,
DOI : 10.1109/isvlsi.2014.83
URL : https://hal.archives-ouvertes.fr/lirmm-01119605