Protecting the FPGA Design From Common Threats, 2009. ,
Anti-tamper Protection for Cyclone III LS Devices, 2009. ,
Using the Design Security Feature in Stratix III Devices, 2009. ,
Altera Temperature Sensor IP Core User Guide, 2014. ,
Quartus II Design Separation Flow, 2009. ,
Using the Design Security Features in Altera FPGAs, 2015. ,
IGLOO2 FPGA Security and Reliability User's Guide, 2014. ,
Secure Architecture in Microsemi FPGAs and SoC FPGAsan Overview, 2013. ,
Specify and Program Security Settings and Keys with SmartFusion 2 and IGLOO2 FPGAs, 2013. ,
Solving Today's Design Security Concerns, p.2012 ,
Developing Tamper Resistant Designs with Xilinx Virtex-6 and 7 Series FPGAs, 2013. ,
FPGA Security:Motivations, Features, and Applications, Proceedings of the IEEE |, vol.102, issue.s3 8, pp.1248-1265, 2014. ,
Breakthrough Silicon Scanning Discovers Backdoor in Military Chip, p.2012 ,
DOI : 10.1007/978-3-642-33027-8_2
Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs, ACM Transactions on Reconfigurable Technology and Systems, vol.7, issue.4, 2015. ,
DOI : 10.1145/2629462
In the blink of an eye: There goes your AES key, IACR Cryptology ePrint Archive, vol.296, 2012. ,
On the vulnerability of FPGA bitstream encryption against power analysis attacks, Proceedings of the 18th ACM conference on Computer and communications security, CCS '11, 2011. ,
DOI : 10.1145/2046707.2046722
From the bitstream to the netlist, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays , FPGA '08, 2008. ,
DOI : 10.1145/1344671.1344729