Y. C. Yeo, Q. Lu, and C. Yu, MOSFET gate oxide reliability: Anode hole injection model and its applications, International Journal of High Speed Electronics and Systems, vol.3, issue.11, pp.849-886, 2001.

C. Hu, S. C. Tam, F. Hsu, P. Ko, T. Chan et al., Hot-Electron-Induced MOSFET Degradation -Model, Monitor, and Improvement, IEEE Journal of Solid-State Circuits, vol.20, issue.1, pp.295-305, 1985.

V. Reddy, A. T. Krishnan, A. Marshall, J. Rodriguez, S. Natarajan et al., Impact of negative bias temperature instability on digital circuit reliability, Microelectronics Reliability, vol.45, issue.1, pp.31-38, 2005.
DOI : 10.1016/j.microrel.2004.05.023

X. Li, J. Qin, J. B. Bernstein, and S. Member, Compact Modeling of MOSFET Wearout Mechanisms for Circuit-Reliability Simulation, IEEE Transactions on Device and Materials Reliability, vol.8, issue.1, pp.98-121, 2008.
DOI : 10.1109/TDMR.2008.915629

J. R. Lloyd, E. Liniger, and T. M. Shaw, Simple model for time-dependent dielectric breakdown in inter- and intralevel low-k dielectrics, Journal of Applied Physics, vol.98, issue.8, pp.1-6, 2005.
DOI : 10.1063/1.2112171

E. Amat, T. Kauerauf, R. Degraeve, A. De-keersgieter, R. Rodriguez et al., Channel Hot-Carrier Degradation in Short-Channel Transistors With High- <formula formulatype="inline"><tex Notation="TeX">$k$</tex></formula>/Metal Gate Stacks, IEEE Transactions on Device and Materials Reliability, vol.9, issue.3, pp.425-430, 2009.
DOI : 10.1109/TDMR.2009.2024129

F. Bruguier, P. Benoit, P. Maurine, and L. Torres, A Novel Process Characterisation Method for FPGAs based on Electromagnetic Analysis, VARI : 2nd European Workshop on CMOS variability, pp.2-5, 2011.

M. Bourrée, F. Bruguier, L. Barthe, P. Benoit, P. Maurine et al., SECNUM: an Open Characterizing Platform for Integrated Circuits, European Workshop on Microelectronics Education (EWME), 2012, pp.88-91