Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier
Conference Papers Year : 2014

Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs

Abstract

This work investigates the effects of aging and voltage scaling in neutron-induced bit-flip in SRAM-based Field Programmable Gate Array (FPGA). Experimental results show that aging and voltage scaling can increase in at least two times the susceptibility of SRAM-based FPGAs to Soft Error Rate (SER). These results are innovative, because they combine three real effects that occur in programmable circuits operating at ground-level applications. In addition, a model at electrical level for aging, soft error and different voltages in SRAM memory cells was described to investigate by simulation in more details the effects observed at the practical neutron irradiation experiment. Results can guide designers to predict soft error effects during the lifetime of devices operating in different power supply mode.
Fichier principal
Vignette du fichier
esref 2014_kastensmidt_full_final_june.pdf (654.59 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-01253184 , version 1 (12-01-2016)

Identifiers

  • HAL Id : lirmm-01253184 , version 1

Cite

Fernanda Lima Kastensmidt, Tonfat Jorge, Thiago Both, Paolo Rech, Gilson Wirth, et al.. Analysing the Impact of Aging and Voltage Scaling under Neutron-induced Soft Error Rate in SRAM-based FPGAs. ESREF: European Symposium on Reliability of Electron devices, Failure physics and analysis, Sep 2014, Berlin, Germany. ⟨lirmm-01253184⟩
197 View
237 Download

Share

More