SEU, SET, and SEFI Test Results of a Hardened 16Mbit MRAM Device, 2012 IEEE Radiation Effects Data Workshop, 2012. ,
DOI : 10.1109/REDW.2012.6353717
Large Magnetoresistance at Room Temperature in Ferromagnetic Thin Film Tunnel Junctions, Physical Review Letters, 1995. ,
DOI : 10.1103/PhysRevLett.74.3273
A 4-Mb toggle MRAM based on a novel bit and switching method, IEEE Transactions on Magnetics, 2005. ,
DOI : 10.1109/TMAG.2004.840847
Erratum: Basic principles of STT-MRAM cell operation in memory arrays, Journal of Physics D: Applied Physics, vol.46, issue.13, 2013. ,
DOI : 10.1088/0022-3727/46/13/139601
Thermally assisted MRAM, Journal of Physics: Condensed Matter, 2007. ,
DOI : 10.1088/0953-8984/19/16/165218
Tech trends: Details on Everspin's ST-MRAM, " in eetimes.com ,
STTRAM Scaling and Retention Failure, Intel Technology Journal, 2013. ,
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-volatile Memory, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.31, issue.7, pp.994-1007, 2012. ,
DOI : 10.1007/978-1-4419-9551-3_2
Cacti 6.0: A tool to model large caches, Published in International Symposium on Microarchitecture, 2007. ,
The gem5 simulator, ACM SIGARCH Computer Architecture News, vol.39, issue.2, pp.1-7, 2011. ,
DOI : 10.1145/2024716.2024718
Accuracy evaluation of GEM5 simulator system, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp.1-7 ,
DOI : 10.1109/ReCoSoC.2012.6322869
Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.554-559, 2008. ,
DOI : 10.1145/1391469.1391610
Hybrid cache architecture with disparate memory technologies, ACM SIGARCH Computer Architecture News, pp.34-45, 2009. ,
Power and Performance of Read-Write Aware Hybrid Caches with Nonvolatile Memories, Design Automation and Test in Europe (DATE), 2009. ,
Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, ICCAD '09, pp.264-268, 2009. ,
DOI : 10.1145/1687399.1687448
A novel architecture of the 3D stacked MRAM L2 cache for CMPs, 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp.239-249, 2009. ,
DOI : 10.1109/HPCA.2009.4798259
TAS-MRAM based Non-volatile FPGA logic circuit, 2007 International Conference on Field-Programmable Technology, pp.153-160, 2007. ,
DOI : 10.1109/FPT.2007.4439244
A non-volatile run-time FPGA using thermally assisted switching MRAMS, 2008 International Conference on Field Programmable Logic and Applications, pp.421-426, 2008. ,
DOI : 10.1109/FPL.2008.4629974
URL : https://hal.archives-ouvertes.fr/lirmm-00351718
TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA, ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2009. ,
DOI : 10.1145/1534916.1534918
Thermally assisted MRAM, Journal of Physics: Condensed Matter, vol.19, issue.16, 2013. ,
DOI : 10.1088/0953-8984/19/16/165218
Match In Place. A novel way to perform secure and fast user's authentication, " available online at www.crocus-technology ,