J. U. Knickerbocker, P. Andry, B. Dang, R. Horton, M. Interrante et al., Three-dimensional silicon integration, IBM Journal of Research and Development, vol.52, issue.6, pp.553-569, 2008.
DOI : 10.1147/JRD.2008.5388564

G. Huang, M. Bakir, A. Naeemi, H. Chen, and J. D. , Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication, 2007 IEEE Electrical Performance of Electronic Packaging, pp.205-208, 2007.
DOI : 10.1109/EPEP.2007.4387161

J. S. Pak, J. Kim, J. Cho, K. Kim, T. Song et al., PDN impedance modeling and analysis of 3D TSV IC by using proposed P/G TSV array model based on separated P/G TSV and chip-PDN models, IEEE Trans. Compon., Packag. Manuf. Technol, vol.1, issue.2, pp.208-219, 2011.

M. B. Healy and S. K. Lim, A novel TSV topology for many-tier 3D power-delivery networks, 2011 Design, Automation & Test in Europe, pp.1-4, 2011.
DOI : 10.1109/DATE.2011.5763270

N. H. Khan, S. M. Alam, and S. Hassoun, Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.4, pp.647-658, 2011.
DOI : 10.1109/TVLSI.2009.2038165

V. F. Pavlidis and G. Micheli, Power distribution paths in 3-D ICS, Proceedings of the 19th ACM Great Lakes symposium on VLSI, GLSVLSI '09, pp.263-268, 2009.
DOI : 10.1145/1531542.1531605

P. Falkenstern, Y. Xie, Y. Chang, and Y. Wang, Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), pp.169-174, 2010.
DOI : 10.1109/ASPDAC.2010.5419899

A. Todri, S. Kundu, P. Girard, A. Bosio, L. Dilillo et al., A Study of Tapered 3-D TSVs for Power and Thermal Integrity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.21, issue.2, pp.306-319, 2013.
DOI : 10.1109/TVLSI.2012.2187081

URL : https://hal.archives-ouvertes.fr/lirmm-00806776

P. Zhou, K. Sridharan, and S. Sapatnekar, Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors, 2009 Asia and South Pacific Design Automation Conference, pp.179-184, 2009.
DOI : 10.1109/ASPDAC.2009.4796477

M. B. Kleiner, S. A. Kuhn, P. Ramm, and W. Weber, Thermal analysis of vertically integrated circuits, Proceedings of International Electron Devices Meeting, pp.487-490, 1995.
DOI : 10.1109/IEDM.1995.499244

T. Chiang, S. J. Souri, C. O. Chui, and K. C. Saraswat, Thermal analysis of heterogeneous 3D ICs with various integration scenarios, Proc. IEDM, pp.31-33, 2001.

A. Jain, R. E. Jones, R. Chatterjee, and S. Pozder, Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits, IEEE Transactions on Components and Packaging Technologies, vol.33, issue.1, pp.56-63, 2010.
DOI : 10.1109/TCAPT.2009.2020916

H. Oprins, V. Cherman, M. Stucchi, B. Vandevelde, G. Van-der-plas et al., Steady state and transient thermal analysis of hot spots in 3D stacked ICs using dedicated test chips, 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium, pp.131-137, 2011.
DOI : 10.1109/STHERM.2011.5767190

H. Yu, J. Ho, and H. Lei, Simultaneous power and thermal integrity driven via stapling in 3D ICs, Proc. IEEE/ACM ICCAD, pp.802-808, 2006.

Y. Lee and S. K. Lim, Co-optimization and analysis of signal, power and thermal interconnects in 3-D ICs, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, vol.30, issue.11, pp.1635-1648, 2011.

J. Xie, D. Chung, M. Swaminathan, M. Mcallister, A. Deutsch et al., Electrical-thermal co-analysis for power delivery networks in 3D system integration, 2009 IEEE International Conference on 3D System Integration, pp.1-4, 2009.
DOI : 10.1109/3DIC.2009.5306525

Z. Luo, J. Fan, and S. Tan, Localized statistical 3D thermal analysis considering electro-thermal coupling, Proc. IEEE ISCAS, pp.1289-1292, 2009.

T. Mitsuhashi and E. S. Kuh, Power and ground network topology optimization for cell based VLSIs, [1992] Proceedings 29th ACM/IEEE Design Automation Conference, pp.524-529, 1992.
DOI : 10.1109/DAC.1992.227748

J. Singh and S. S. Sapatnekar, Congestion-aware topology optimization of structured power/ground networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.5, pp.683-695, 2005.
DOI : 10.1109/TCAD.2005.846369

S. L. Wright, R. Polastre, H. Gan, L. P. Buchwalter, R. Horton et al., Characterization of Micro-Bump C4 Interconnects for Si-Carrier SOP Applications, 56th Electronic Components and Technology Conference 2006, pp.1-8, 2006.
DOI : 10.1109/ECTC.2006.1645716

C. Bermond, L. Cadix, A. Farcy, T. Lacrevaz, P. Leduc et al., High frequency characterization and modeling of high density TSV in 3D ICs, Proc. IEEE Workshop SPI, pp.1-4, 2009.

G. Katti, M. Stucchi, K. D. Meyer, and W. Dehaene, Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs, IEEE Transactions on Electron Devices, vol.57, issue.1, pp.256-262, 2010.
DOI : 10.1109/TED.2009.2034508

I. Corp, 45 nm Intel Xeon Processor, ITRS Report, 2008.

R. L. Boylestad, Introduction to Circuit Analysis, 2000.

H. Chen and D. Ling, Power supply noise analysis methodology for deep-submicron VLSI chip design, Proc. ACM/IEEE DAC, pp.638-643, 1997.

T. Wang and C. C. Chen, SPICE-compatible thermal simulation with lumped circuit modeling for thermal reliability analysis based on modeling order reduction, Proc. ISQED, pp.357-362, 2004.

Y. Zhong and M. D. Wong, Thermal-area IR drop analysis in large power grid, Proc. ISQED, pp.194-199, 2008.

T. Chiang, K. Banerjee, and K. C. Saraswat, Effect of via separation and low-k dielectric materials on the thermal characteristics of Cu interconnect, Proc. IEDM, pp.261-264, 2000.

R. K. Endo, Y. Fujihara, and M. Susa, Calculation of the density and heat capacity of silicon by molecular dynamics simulation, High Temperatures-High Pressures, vol.35, issue.5, pp.505-511, 2003.
DOI : 10.1068/htjr135

M. Pedram and S. Nazarian, Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods, Proc. IEEE, pp.1487-1501, 2006.
DOI : 10.1109/JPROC.2006.879797

K. Skadron, R. Abdelzaher, and M. R. Stan, Control-theoritic techniques and thermal-RC modeling for accurate and localized dynamic thermal management, Proc. Int. Symp. High-Perform, pp.17-28, 2002.

G. Katti, M. Stucchi, D. Velenis, B. Soree, K. D. Meyer et al., Temperature-Dependent Modeling and Characterization of Through-Silicon Via Capacitance, IEEE Electron Device Letters, vol.32, issue.4, pp.563-565, 2011.
DOI : 10.1109/LED.2011.2109052

W. Zhao, X. Wang, and W. Yin, ELECTROTHERMAL EFFECTS IN HIGH DENSITY THROUGH SILICON VIA (TSV) ARRAYS, Progress In Electromagnetics Research, vol.115, pp.223-242, 2011.
DOI : 10.2528/PIER11030503

G. B. Kromann, Thermal modeling and experimental characterization of the C4/surface-mount-array interconnect technologies, 1994 Proceedings. 44th Electronic Components and Technology Conference, pp.87-93, 1995.
DOI : 10.1109/ECTC.1994.367559

A. Jain, R. E. Jones, R. Chatterjee, S. Pozder, and H. Zhihong, Thermal modeling and design of 3D integrated circuits, 2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, pp.1139-1145, 2008.
DOI : 10.1109/ITHERM.2008.4544389

J. N. Kozhaya, S. R. Nassif, and F. N. Najm, A multigrid-like technique for power grid analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, issue.10, pp.1148-1160, 2002.
DOI : 10.1109/TCAD.2002.802271

K. Wang and M. Marek-sadowska, On-chip power supply network optimization using multigrid-based technique, Proceedings of the 40th conference on Design automation , DAC '03, pp.407-417, 2005.
DOI : 10.1145/775832.775864